


Analog design with Gm/Id in bulk and SOI CMOS



D. Flandre



Microelectronics Laboratory

Place du Levant 3, 1348 Louvain-la-Neuve, Belgium
Tel: +32 (0) 10 47.25.40, Fax: +32 (0) 10 47.25.98
<http://www.dice.ucl.ac.be>

Intrinsic Gain Stage



Microelectronics Laboratory

D. Flandre

Synthesis Problem

SPICE-like approach

inputs : $W, L, V_G \dots \rightarrow$ simulations $\rightarrow f_T, A_v, \phi_m \dots$

optimizer (starting point ?)


"Hand" estimation

specifications $\rightarrow$ small-signal circuit model $\rightarrow g_m, g_d \dots \rightarrow$ device model $\rightarrow$ sizing

efficiency $\div$ complexity of circuit and device models

Systematic approach


hand estimations + numerical tool (MATLAB) + g_m/I_D model or measure



Microelectronics Laboratory



D. Flandre

1. Small-signal approach / modelling
2. Process assessment of analog performance with Gm/Id
 - Definitions, Modelling
 - SOI vs bulk
3. Output conductance (V_{ea}), Intrinsic capacitances, Mismatch...
4. Single-stage OTA design






Microelectronics Laboratory

D. Flandre




$V_{EA} (=I_d/g_d)$ is preferred to g_d to avoid dependence on I_d






EKV model


$$g_m / I_D = \frac{1}{n \cdot U_T} \cdot \frac{(1 - e^{-\sqrt{IC}})}{\sqrt{IC}} \quad \text{with} \quad IC = \frac{I_D}{2 \cdot n \cdot \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot U_T^2}$$



1. Small-signal approach / modelling
2. Process assessment of analog performance with Gm/Id
 - Definitions, Modelling
 - SOI vs bulk
3. Output conductance (V_{ea}), Intrinsic capacitances, Mismatch...
4. Single-stage OTA design



Transconductance / Current Ratio (1/V)

**Body effect !**


$$g_m / I_D \begin{cases} w.i. & 1/(n \cdot U_T) \\ s.i. & \sqrt{\frac{2 \cdot \mu \cdot C_{ox} \cdot W/L}{n \cdot I_D}} \end{cases}$$

■ experimental data


— EKV model (EPFL)

→ n factor



÷ gate/substrate coupling
(i.e. S in w.i.
 γ in s.i.)



Body effect in bulk/PD MOSFET




$$n = 1 + \frac{C_d}{C_{ox}} = f(V_{GB})$$






$$n = f(V_{GB}) @ V_{BS} = 0, n = f(V_{GB}) @ V_{BS} = -0.5 \text{ V}$$


$$n = \text{constant} = 1.4$$





Constant « n » value: OK as first-order evaluation



1. Small-signal approach / modelling
2. Process assessment of analog performance with G_m/I_d
 - Definitions, Modelling
 - SOI vs bulk
3. Output conductance (V_{ea}), Intrinsic capacitances, Mismatch...
4. Single-stage OTA design





$V_{EA} (=I_d/g_d)$ is preferred to g_d to avoid dependence on I_d



Early voltage

Similar L and V dependencies in $0.25\ \mu\text{m}$ processes: $\approx 10\ \text{V}/\mu\text{m}_L$






Microelectronics Laboratory

D. Flandre

Intrinsic gate capacitances

$$C_{ij} = \pm \frac{\sum Q_i}{\sum V_j}$$



In saturation:




Microelectronics Laboratory

D. Flandre

Intrinsic gate capacitances



C_g smaller in FD !




Microelectronics Laboratory

D. Flandre


Intrinsic RC limit

At high frequency, channel = distributed RC line !



$\Rightarrow$ cut-off frequency = g_m/C_{gs}


Decreases as L increases !



Microelectronics Laboratory


D. Flandre

Extrinsic capacitances




$$C_{L,tot} = C_{L,ext} + C_{jb} \cdot X_j \cdot W + C_{jsw} \cdot 2 \cdot (W + X_j)$$

**Increases as W increases
 $\Rightarrow$ GBW decreases !**




Outline

1. Small-signal approach / modelling
2. Process assessment of analog performance with Gm/Id
 - Definitions, Modelling
 - SOI vs bulk
3. Output conductance (V_{ea}), Intrinsic capacitances, Mismatch...
4. Single-stage OTA design




1-stage OTA analysis

GBW model




$$f_T = B \cdot \left[\frac{g_m}{I_D} \right]_{1(2)} \frac{I_{bias}}{4\pi C_L}$$

$$A_0 = V_{ea} \left[\frac{g_m}{I_D} \right]_{1(2)} \quad V_{ea} = \frac{V_{ea6} V_{ea8}}{V_{ea6} + V_{ea8}}$$




1-stage OTA

model (lines) vs exp data (symbols)



*SOI vs Bulk at
 constant I_{bias} ?*


w.i. : n_{bulk} / n_{soi} (36%)
 s.i. : $(n_{bulk} / n_{soi})^{-0.5}$ (17%)



Intrinsic stage synthesis

« Gm/Id methodology » based on continuous g_m/I_D vs $I' = I_D/(W/L)$



- Model
- Or experiments





$$g_m = \omega_T \cdot C_L$$

$$= \left(\frac{g_m}{I_D} \right) \cdot \frac{W}{L} \cdot I'$$




$$\frac{W}{L} = \frac{\omega_T \cdot C_L}{\left(\frac{g_m}{I_D} \right) \cdot I'}$$



Intrinsic stage synthesis








Intrinsic stage synthesis



Intrinsic stage synthesis



1) Constant L



2) Constant $W = 0.1 \cdot C_L / (C_{jb} \cdot X_j)$ 



Microelectronics Laboratory

D. Flandre

3) Constant $A_{v0} = 50$ dB

Microelectronics Laboratory

D. Flandre



4) Constant cut-off = $2 \cdot f_T$ (or $C_{gs} = 0.5 \cdot C_L$)

Microelectronics Laboratory

D. Flandre

Intrinsic stage synthesis


SOI case




Microelectronics Laboratory

D. Flandre

Example: 'Demo 1'...




1. Small-signal approach / modelling
2. Process assessment of analog performance with Gm/Id
 - Definitions, Modelling
 - SOI vs bulk
3. Output conductance (Vea), Intrinsic capacitances, **Mismatch...**
4. **Single-stage OTA design**



1-stage OTA synthesis

Two-pole model




$$f_T = B \cdot \left[\frac{gm}{Id} \right]_{1(2)} \frac{I_{bias}}{4\pi C_L}$$

$$A_0 = V_{ea} \left[\frac{gm}{Id} \right]_{1(2)} \quad V_{ea} = \frac{V_{ea6} V_{ea8}}{V_{ea6} + V_{ea8}}$$



$$f_{p1} = \frac{gm4}{2\pi C_1} = \left[\frac{gm}{Id} \right]_4 \frac{Id1}{2\pi C_1}$$

$$C_1 = 2/3 \cdot C_{ox} \cdot W_4 \cdot L_4 \cdot (1+B) + C_{jp} \cdot W_4 + C_{jn} \cdot W_1 \quad \phi_m = 90^\circ - \arctan(f_T / f_{p1})$$





Gm/ID-based synthesis

1-stage OTA Design Flow



1-stage OTA synthesis



Matching

Current mirror :

$$\sigma^2\left(\frac{\Delta I_D}{I_D}\right) = \left(\frac{g_m}{I_D}\right)^2 \cdot \sigma^2(V_T) + \frac{\sigma^2(\beta)}{\beta^2}$$


$$\sigma^2(V_T) = \frac{A_{V_T}^2}{W \cdot L}$$

 $A_{V_T} \approx \text{a few mV} \cdot \mu\text{m}$
 $(30 \text{ in } 2.5 \mu\text{m Bulk, } 13 \text{ in } 2 \mu\text{m FD SOI})$


$$\frac{\sigma^2(\beta)}{\beta^2} = \frac{A_\beta^2}{W \cdot L}$$

 $A_\beta \approx \text{a few \%} \cdot \mu\text{m}$
 $(3 \text{ in } 2.5 \mu\text{m Bulk, } 5 \text{ in } 2 \mu\text{m FD SOI})$


SOI vs Bulk: $W, L \nearrow \Rightarrow \text{mismatch} \searrow$





Matching

 $\sigma((\Delta I_d)/I_d) \text{ vs } I_d/(W/L) \text{ for SOI FD nMOS}$
 $(W/L = 20 \mu\text{m} / 10 \mu\text{m}) \text{ At different temperatures (Vd = 1.5 V)}$



SI: $\frac{\Delta I_d}{I_d} = -\frac{g_m}{I_d} \Delta V_T$ Until Max g_m/I_d in WI/MI / ??? / Very WI: Leak



Matching



correlation coefficient between $\Delta I_d/g_m$ at $V_{gs} = V_{th}$ and $\Delta I_d/g_m$ at other V_{gs}



• In FD SOI, at RT·
follows $\frac{\Delta I_d}{I_d} = -\frac{g_m}{I_d} \Delta V_T$ in MI/WI
+ $\Delta\beta$ in SI


• In bulk/PD
And in FD at HiT°: + another term in MI
related to « n (Vgs) »

$$\sigma\left(\frac{\Delta I_d}{I_d}\right) = \frac{g_m}{I_d} \sigma(\Delta V_T) + f(v_g) \sigma(\Delta n) + \sigma\left(\frac{\Delta\beta}{\beta}\right)$$
$$\sigma^2(\Delta V_T) = \frac{A_{VT0}^2}{WL}; \sigma^2\left(\frac{\Delta\beta}{\beta}\right) = \frac{A_{\beta}^2}{WL}$$

[Vancaillie, ESSCIRC 2003]



Design of a current mirror for the input differential pair of an OTA
(fixed I_{bias} , fixed $g_{m,mir}/C_{mir} = 4.GBW_{OTA}$)



Improves in MI !
As W.L increases
Faster than gm/Id




Example

	SOI (design/exp.)	BULK (synthesis)
fT (kHz)	350	350
Av0 (dB)	44	41
phase margin (°)	85.6	85.4
(gm/ID) 1-2	25.8	18
(gm/ID) 3-6	22.3	14.5
(gm/ID) 7-8	22.7	14
(W/L) 1-2	30/3	27/3
(W/L) 3-4	33/3	23/3
(W/L) 5-6	66/3	46/3
(W/L) 7-8	30/3	17/3
IDD (μA)	3	4.32
output swing (V) @ Vdd = 1.2 V	0.9	0.75



Micropower experiment on 0.25 μm FD SOI CMOS



$V_{dd} = 1.5V, g_m/I_D = 15 V^{-1}, C_L \approx 360 pF$




Example : ‘demo 2’...




High-frequency applications

Y_m mag (mS) and phase (°) measurements on 1- μm SOI n-MOSFET




1-stage OTA high-frequency SOI CMOS implementations



High-temperature applications

Gm/Id vs Id/(W/L) vs T



Mobility vs T

Early voltage vs T

DC open-loop gain vs T



Outline

1/2. Analog Design and Process Assessment with Gm/Id

3. Output conductance (V_{ea}), intrinsic capacitances


4. OTA design for low-voltage low-power applications

- Single-stage micropower OTA
- Mismatch
- Applications: high-temperature, high-frequency
- **2-stage OTAs**

+ Harmonic distortion: filters, mixers

+ Switches: SC - ADC

+ Microsystems




Microelectronics Laboratory



D. Flandre

2-stage opamp synthesis

CMOS Miller Op Amp





W/L and C_f ?
for given f_T , C_L
and Φ_m




Microelectronics Laboratory

D. Flandre

2-stage opamp synthesis

 $f_T = 10 \text{ MHz}$, $C_L = 10 \text{ pF}$, $\Phi_m = 60^\circ$ 


-- o, SOI
— x, Bulk
 $O, X \quad C_{gg5} = 0.76 C_{ox} \cdot W \cdot L$



Microelectronics Laboratory


D. Flandre

2-stage opamp synthesis

 $A_{vo} = 90 \text{ dB}$, $C_L = 10 \text{ pF}$, $\phi_m = 60^\circ$ 

-- o, SOI
— x, Bulk
 $O, X \quad C_{gg5} = 0.76 C_{ox} \cdot W \cdot L$


Same power:
FD => larger f_T and SR



Microelectronics Laboratory

D. Flandre

Pacemaker Sense Channel

detect spontaneous contraction of the heart chambers




- FD SOI Technology
 - Simpler class AB OTA
 - and comparator architectures
- ⇒ **Record consumption of 110 nA**
(I.e. one order of magnitude below previous results)



Microelectronics Laboratory

D. Flandre



CMOS Miller Op Amp



Microelectronics Laboratory

D. Flandre

Instrumentation opamp in FD SOI CMOS



2 Miller OTAs + matched integrated diffusion resistors ⇒ fixed gain of 21 ($\pm 0.45\%$) up to 250°C




Microelectronics Laboratory

D. Flandre

Design techniques for bulk CMOS analog circuits


Simple folded cascode OTA



Ideas (to balance leakage to substrate) :

- bias circuit : **pMOS in separate wells**
nMOS sized for same I_{leak} as pMOS
- differential pair : **add compensation diodes**
- cascode stage : **both**

but area ↑, consumption ↑, complexity ↑
→ dynamic response ?



Microelectronics Laboratory

D. Flandre

In SOI no tricks required

no leakage to substrate
 $I_{\text{leak}} \ll I_{\text{saturation}}$



Gain - constant
 (G_m and $G_o \downarrow$)

BW $\downarrow$ with G_m
 (/ 2 at 300°C)

Offset < 2 mV for all T


Constant power dissipation

DC open-loop gain (dB)



SOI high-temp design guidelines

- $(g_m/I_D)_{FT} > (g_m/I_D)_{ndp}$ to preserve stability
 as higher g_m/I_D degrades more with T
- optional use of "Zero-Temperature Coefficient point" (ZTC)



$ZTC \propto f(V_{ds}, V_{bs}, W/L)$

SOI : $V_{gs} - V_{th, ZTC} = 0.2 \dots 0.3$ V
 bulk : $0.5 \dots 1$ V

