


General Overview of SOI (Silicon-on-Insulator) technology

D. Flandre




Microelectronics Laboratory


Place du Levant 3, 1348 Louvain-la-Neuve, Belgium
Tel: +32 (0) 10 47.25.40, Fax: +32 (0) 10 47.25.98
<http://www.dice.ucl.ac.be>

Why Silicon-on-Insulator ?


Bulk CMOS



SOI CMOS



⇒ interesting device and circuit properties with CMOS compatible process !




Microelectronics Laboratory

D. Flandre

Outline

1. SOI materials status
2. SOI MOSFETs: types, properties
3. Fully vs Partially-depleted SOI MOSFETs
4. SOI CMOS applications / Roadmap



Microelectronics Laboratory


D. Flandre

Introduction

Historical Perspective

Year	Field-Effect Devices Si	Others	Others
1930		1st proposal <i>Lilienfeld/Heil</i>	
1947			Bipolar <i>Bell Labs</i>
1948		thin-film Ge <i>Shockley</i>	
1952	JFET - <i>Shockley</i>		
1960	MOS - <i>Kahng/Atalla</i>		
1961		CdS TFT <i>Weimer</i>	
1964	MOS SOS <i>Mueller</i>		


↓
SOI



Microelectronics Laboratory

D. Flandre



SOI Historical Perspective




Outline of presentation 1. Evolution of SOI Materials

2. Characteristics and Models for SOI MOS Devices

3. Applications of SOI CMOS Circuits




Smart-Cut® process (LETI)




→ Unibond wafer (SOITEC)



1. SOI materials status
2. SOI MOSFETs: types, properties
3. Fully vs Partially-depleted SOI MOSFETs
4. SOI CMOS applications / Roadmap



CMOS process



SOI substrate


compatible with bulk
(same equipment,
same steps but optimized)

T_{Si} (0.1-0.5 μm)

T_{box} (0.3-2 μm)

large
choice

if $T_{Si} < \text{Field ox. depth}$
 $\Rightarrow$ no well required!
 $\Rightarrow$ simpler process,
 no latch-up



Partially-depleted MOSFET

• no V_{Gb} , T_{ob} , Q_{ob} , N_{ob} dependences

• floating substrate node V_B



- normal operation : $V_B = V_S$

$V_{ch} = V_B \rightarrow \gamma$ as in bulk

- far in saturation : I_{ij}


$V_B > V_S \rightarrow V_{th} \downarrow, I_D \uparrow$

(kink effect)




Hole current in n-MOS

Also parasitic bipolar effect !



Dynamic floating-body effects (FBE)




[J. Jomaah, IMEP]


Body coupling to
G, S and D $\Rightarrow$

• History effects
(delays for switch 1,
switch 2, steady state...
different)


• AC/RF effects on
small-signal parameters




Transistors with body contact



"normal" lateral contact




H-gate contact




Body-tied to S


Trade area vs FBE, but care with tie efficiency !



Fully-depleted MOSFET




- no clear floating substrate node
→ **kink effect almost suppressed !**
- V_{Gb} , T_{ob} ... dependences
of $V_{th,f}$ and I_D
- + **reduced body effect**
- **BOX parameters**



1. SOI materials status
2. SOI MOSFETs: types, properties
3. Bulk vs Fully vs Partially-depleted SOI MOSFETs
 - Body effect
 - Scaling issues
4. SOI CMOS applications

+ Roadmap



Body effect

Saturation current :
$$I_{Dsat} = \frac{1}{2n} \mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^\alpha$$


Subthreshold swing :
$$S (\text{mV / dec}) = n \frac{kT}{q} \ln(10)$$

Threshold voltage :

FD: $V_{TH} = V_{fb} + (1 + C_d/C_{ox}) \cdot 2\Phi_f + q \cdot N_a \cdot t_{si} / (2 \cdot C_{ox}) - (n-1) \cdot (V_{GbS} - V_{Ab})$


Bulk: $V_{TH} = \dots + (n-1) \cdot V_{bs}$ where $n = f(V_{gb})$

PD: $V_{bs} = 0$ if FB or body tied to source $\Rightarrow V_{TH}$ constant in a stack !




Body effect

Bulk Si MOSFET




$$n = 1 + \frac{C_d}{C_{ox}}$$

Fully-depleted SOI MOSFET




$$n = 1 + \frac{C_b \cdot C_{ob}}{C_{ox} \cdot (C_b + C_{ob})}$$



	Bulk / FD L = 1.5 μm		Bulk / FD L = 0.25 μm	
Tox (nm)	30	30	4.5	4.5
Tsi (nm)		80		30
Tbox (nm)		400		400
n	1.4	1.1	1.2	1.02



Steep Subthreshold Characteristics



$$I_{dsat} = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_g - V_{th})^a$$

% increase for $V_{th} = 0.5 \rightarrow 0.3 \text{ V}$
And $V_g = V_{DD}$


VDD	a = 1	a = 2
3	1,08	1,17
1,50	1,2	1,44
1	1,4	1,96

Further increase if n reduction taken into account

=> Interest for speed (digital) & dynamic (analog)



Comparison of Bulk, PD and FD SOI MOS Id-Vd



♣ BSIM3
♦ LETISOI
♣ EKV

NMOS
(W=10μ, L=0.25μ)
@ VGS=1V
VBS=0V




Scaling issues:


- Short-channel length effects
- Film thickness
- Gate dielectric thickness
- BOX thickness
- Narrow channel, lateral isolation
- Roadmap





Short-channel effects



But: 2D back interface problem below $0.2 \mu\text{m}$!




Deep submicron simulations




Present SOI CMOS process status:


- Industrial preference for PD (IBM, AMD, STM...):
 - less dependence than FD on SOI wafer « precision »
 - almost direct transfer of bulk CMOS
 - known scalability below 100 nm
- with a few important exceptions:
 - for FD present known advantages (OKI, NTT... $0.15 \mu\text{m}$)
 - for niche applications (Marin, Peregrine... $0.5 \mu\text{m}$)
 - for future (ITRS $< 65 \text{ nm}$, Intel !!!)



Industry desires to stay on Moore's Law:


- 2X performance / generation
- 4X number of devices / chip






1. SOI materials status
2. SOI MOSFETs: types, properties
3. Fully vs Partially-depleted SOI MOSFETs
4. SOI CMOS applications
 - digital: LVLP
 - special: high-temperature

CMOS Inverter



Parasitic Capacitances



Bulk CMOS

$$C_{jn} - 0.18 / C_{jp} - 0.4 \text{ fF}/\mu\text{m}^2$$

$$C_{jsw} - 0.4 / C_{jswp} - 0.5 \text{ fF}/\mu\text{m}$$

SOI CMOS

$$C_{jn} - 0.06 / C_{jp} - 0.06 \text{ fF}/\mu\text{m}^2$$

$$C_{jsw} - 0.05 / C_{jswp} - 0.05 \text{ fF}/\mu\text{m}$$

$$C_{poly} \text{ bulk / SOI} - 1.5$$


$$C_{metal} \text{ bulk / SOI} - 1.3$$

Junction capacitance in 0.25 μm CMOS:



		BULK	PD-SOI	FD-SOI
C_j	NMOS	7.28e-4 F/m ²	5.2e-5 F/m ²	5.2e-5 F/m ²
	PMOS	6.15e-4 F/m ²	8.5e-5 F/m ²	8.5e-5 F/m ²

Effect on 16-bit 1.5V-adder in 0.25 μm Bulk and FD:

Delay				Dynamic Power			
Div.	Bulk	Mult.	FD-SOI	Div.	Bulk	Mult.	FD-SOI
10	1.542 ns	1	1.467 ns	10	8.396 mW	1	6.347 mW
1	1.833 ns	10	2.218 ns	1	9.654 mW	10	8.843 mW



Layout of CMOS inverter




general agreement : $\downarrow C_{\text{parasitic}} \Rightarrow \uparrow \text{Speed by } 30\ldots 40\%$

+
predictions : $\downarrow V_T$ and $n \Rightarrow \text{add } \uparrow \text{ by } 30\ldots 60\% \text{ at } V_{dd} = 2\ldots 3 \text{ V}$

realistic ?


CMOS Gate Arrays (Mitsubishi, IEDM) $\longrightarrow$ SOI vs Bulk

1991	16k	0.6 μm	FD (unoptimized)	ring osc.	1.4 x speed, $V_{dd} = 3$
				16x16b mult.	0.7 x power
1993	1M	0.5 μm	FD (optimized)	"	1.7 x speed, $V_{dd} = 3$
					0.7 x power
					2.0 x speed, $V_{dd} = 2$
					0.5 x power




Product announcements:

- **IBM:** since 1998, mainframe processors, Power PC ... on SOI (PD, now below 100 nm)
- **Motorola:** 1 Million Apple G4 shipped in 2002 (PD)
- **AMD:** high-end microprocessor on SOI in 2003 (PD)
- **High-temperature niche:** Honeywell, XFAB (PD)
- **Micropower niche:**
 - watches: Seiko (PD), Swatch (FD)
 - « Green energy »: NTT (FD)
- **RF components:**
 - Peregrine (FD)
 - Silicon wave: Bluetooth (BiCMOS)



Competitiveness

[Colinge]



[Sematech]

+ higher performances → higher selling price




256 kb SRAM SOI cheaper even if wafer = 2...3 x bulk !



Microelectronics Laboratory

D. Flandre

1. SOI materials status
2. SOI MOSFETs: types, properties
3. Fully vs Partially-depleted SOI MOSFETs
4. SOI CMOS applications
 - digital: LVLP
 - special: high-temperature




Microelectronics Laboratory

D. Flandre


Physical origin of leakage

Drain current (A)



$$V_{th} \propto X_{dmax}$$

Bulk Si MOSFET



$$I_{leak} \propto A_j \cdot n_i \cdot (\text{gen}) \text{ up to } 150^\circ\text{C}$$

$$n_i^2 \text{ (diffusion) above}$$




Microelectronics Laboratory

D. Flandre

SOI (Silicon-on-Insulator)


Partially depleted (PD)



$$I_{leak} \propto W \cdot T_{si} \cdot n_i^2 \text{ (diffusion)}$$


$$\frac{\dot{V}_{th}}{\dot{T}} = \frac{\dot{\Phi}_f}{\dot{T}} + k \cdot \frac{\dot{X}_d}{\dot{T}}$$

Fully depleted (FD)



$$I_{leak} \propto W \cdot L \cdot T_{si} \cdot n_i \text{ (generation)}$$



$$\frac{\dot{V}_{th}}{\dot{T}} = (1+\epsilon) \cdot \frac{\dot{\Phi}_f}{\dot{T}}$$





Microelectronics Laboratory

D. Flandre


bulk vs FD SOI MOSFET



Current Leakage



• I_{leak} ?

64 kb SRAM





[Honeywell, 3rd High Temperature Electronics Conf., June 96, p.XI-3]

1 Mb SRAM




What about static leakage ?


Extrapolation of Device Characteristics at 400K



I_d vs. V_{gs} at different temperatures and $V_d=1.25$ V for FD SOI nMOSFET with $L=0.35\text{ }\mu\text{m}$ ($L_{eff}=0.26\text{ }\mu\text{m}$) and $W=105.6\text{ }\mu\text{m}$.




for 100°C and $L = 0.35\text{ }\mu\text{m}$, $I_{off} \approx 30\text{ pA}/\mu\text{m}$ for SOI vs $400\text{ pA}/\mu\text{m}$ in bulk !



Burn-in Test and IDDQ testing implications !

Time to failure (arb. units)



⇒ higher functional temperature ⇒ lower test cost !

