

Very Low Voltage Analog Circuit Design

Andreas Kaiser
IEMN - ISEN
Lille, France

17/02/00

A. Kaiser

Motivations for LV Design

- Historically: Battery operated systems (ex. Wrist Watch) -> 3V , 1.5V
- Mobile equipments
- Reduction of Supply Voltages of VLSI Technologies for Mixed-Signal Devices:
5V -> 3V -> 2.5V -> 1.8V
- Ultimate Supply Voltage: 1V for .1μ CMOS
-> **Ultra Low Voltage Design**

17/02/00

A. Kaiser

Problems of LV design

- Reduction of V_{DD} faster than V_T

Technology	V_{DD}	V_T
.8 μ	5 V	750 mV
.35 μ	3.3 V	550 mV
.25 μ	2.5 V	450 mV
.18 μ	1.8 V	400 mV
.12 μ	1.2 V	350 mV

17/02/00

A. Kaiser


Problems of LV design (cont.)

- Reduced headroom for biasing
-> ex: cascode transistors
- Signal swing reduces faster than supply voltage
-> increase in power consumption
-> increase in area (larger capacitors)
- Some circuits are no longer functional:
-> voltage switch

17/02/00

A. Kaiser

LV cascode current mirror



Cascode Current Mirror

Low Voltage Cascode Current Mirror


$$(V_{gs5} - V_t) \geq 2 \cdot (V_{gs1} - V_t)$$

$$I_5 = I_1 \Rightarrow K_5 \leq \frac{K_1}{4}$$

17/02/00

A. Kaiser

Ultra-low-voltage current mirror




Very low minimum input + output voltages ($> V_x$)

17/02/00

A. Kaiser

SNR




$$P_{S_{in}} = \frac{v_{in}^2}{2} \leq \frac{(V_{DD} - V_{SS})^2}{4}$$

$$S_{In_1} = \frac{4kT}{R_1} \quad S_{In_2} = \frac{4kT}{R_2}$$

17/02/00

A. Kaiser

SNR vs. V_{DD}



$$S_{V_{ne}} = 4kT \cdot (R_1 + R_2)$$

$$f_{bn} = \frac{\pi}{2} f_b = \frac{\pi}{2} \cdot \frac{1}{2\pi R_2 C_1}$$

$$P_{ne} = \frac{4kT \cdot (R_1 + R_2)}{4 R_2 C_1} = \frac{kT}{C_1} \cdot \left(1 + \frac{R_1}{R_2}\right)$$

$$SNR_{max} = \frac{P_{S_{in_{max}}}}{P_{ne}} = \frac{(V_{DD} - V_{SS})^2}{4} \cdot \frac{C_1}{kT} \cdot \frac{R_2}{R_1 + R_2} \propto \underline{(V_{DD} - V_{SS})^2 \cdot C_1}$$

17/02/00

A. Kaiser

Consequences of V_{DD} reduction


- Power remains constant (in first approximation)
 V_{DD} decreases $\rightarrow$ I_{DD} increases
- Area increases with the inverse of the square of the supply voltage at constant SNR

$$Area \propto C_1 \propto \frac{SNR}{(V_{DD} - V_{SS})^2}$$

17/02/00

A. Kaiser


Ex.: Folded Cascode OTA



17/02/00

A. Kaiser


Preferred: 2-stage amplifier



17/02/00

A. Kaiser


Input common mode limitation



17/02/00

A. Kaiser

Ultra-LV OPamp



$$V_{CM_{MIN}} = V_{DSSAT_3} + V_{TP} \leq 0$$

$$V_{CM_{MAX}} = V_{DD} + V_{DSSAT_5} + V_{GS_2}$$

$$V_{DD_{MIN}} = -V_{DSSAT_5} - V_{GS_1}$$


$$V_{CM} = 0$$

17/02/00

A. Kaiser

Constraints for ULV Design


- Typical SC integrator



17/02/00

A. Kaiser


Switch conductance at 2.2V



17/02/00

A. Kaiser

Switch conductance at 1V



17/02/00

A. Kaiser


Solution Strategies

- DC-DC converter
increase supply voltage of analog circuit
- Clock-voltage multiplication
increase driving voltage of switches
- Switched Opamp
- Clock-voltage bootstrap
controlled increase of switch driving voltage

17/02/00

A. Kaiser

Clock voltage multiplication




17/02/00

A. Kaiser

Principle of Level Shifting (1)

1) shift OpAmp input reference




17/02/00

A. Kaiser

Principle of Level Shifting (2)

1) shift OA input reference


2) change discharge reference
($C_2 = C_3$, $AREF = V_{DD}/2$)



17/02/00


A. Kaiser

Conventional SC integrator




(a)

Switched Opamp SC Integrator




Pb: multiple reference voltages!

Improved Integrator Configuration




Noise performance degraded !

Switched Amplifier



Charge on Cc conserved

Input switch configuration




Major limitation: input swing!


17/02/00

A. Kaiser

Biquad Filter Structure



(a) Conventional




(b) Switched Opamp

17/02/00

A. Kaiser

LV Differential Amplifier




2-stage structure
Cascode transistors for level shifting
No switching of bias voltage

17/02/00

A. Kaiser


Differential Config: CMFB



17/02/00

A. Kaiser

Design Example: Bandpass filter




Baschiroto, Castello, Univ. Pavia

17/02/00

A. Kaiser

Band-pass Filter: Results (1)



17/02/00

A. Kaiser

Band-pass Filter: Results (2)


TABLE III
FILTER PERFORMANCE

Technology	0.5- μm CMOS
Supply voltage	1 V
Power consumption	160 μW
Sampling frequency	1.8 MHz
Q	6.6
fo	435 kHz
Max. output swing	1.6 Vpp
Total output noise	800 μVrms
THD 1%	725 mVpp
THD 3%	1.1 Vpp
IM3 1%	800 mVpp
IM3 3%	1 Vpp
Dynamic range (IM3 3%)	52 dB
PSRR	-46 dB
Filter chip area	0.15 mm^2

17/02/00

A. Kaiser


ULV Differential Amplifier



17/02/00

A. Kaiser

ULV Class A-B Amplifier



Peluso, Steyaert, KUL, Leuven

17/02/00

A. Kaiser

1V Δ - Σ Converter





TABLE III
PERFORMANCE SUMMARY OF 900-mV $\Delta\Sigma$ MODULATOR


Signal Bandwidth	200-16000	Hz
Sampling Frequency	1.538	MHz
max. diff. input level	500	mV _{pp}
DR	77	dB
peak SNR	76	dB
peak SNDR	62	dB
Supply voltage	900	mV
Power consumption	40	μ W
chip core area	ca. 0.85	mm ²
Technology	0.5	μ m std. CMOS

Peluso, Steyaert, KUL, Leuven

17/02/00

A. Kaiser

Clock Voltage Bootstrap




- Controlled overdrive of switch gate voltage:
 $V_{GS} = V_{DD} - V_{SS}$

17/02/00

A. Kaiser

Circuit implementation




- Fully compatible with LV technology !

17/02/00

A. Kaiser

ULV Integrator




Dessouky, Kaiser, ISCAS 2000

17/02/00

A. Kaiser

ULV Amplifier Structure




17/02/00

A. Kaiser

Low-Voltage Low-Power $\Delta\Sigma$ Modulator

- Reducing VDD increases consumption! Thus $\rightarrow$:
 - Single loop for more relaxed requirements on the integrators.
 - High order to keep a low oversampling ratio.




Dessouky, Kaiser, CICC 2000

17/02/00

A. Kaiser

Integrator structure




- Different input and output common-mode.
- Shared bootstrapped switches.

17/02/00

A. Kaiser

$\Delta\Sigma$ Converter - Chip




Alcatel 0.35 μ - TMDP

Area 0.9 $\times$ 0.7 mm²

17/02/00

A. Kaiser


Measured Results - PSD



17/02/00

A. Kaiser


Baseband Spectrum



17/02/00

A. Kaiser

Measured Results - SNR/SNDR



17/02/00

A. Kaiser

Measured Results - Summary

Supply Voltage	1 Volt
Reference Voltage	1 Volt
Dynamic Range	88 dB
SNR / SNDR	87 dB / 85 dB
Oversampling Ratio	100
Sampling Rate	5 MHz
Signal Bandwidth	25 kHz
Power Consumption	950 μ W

17/02/00

A. Kaiser

Measured Results - Comparison

	Rabii_97	Peluso_98	Coban_99	This work
Type	SC/VM	SO	SC/VM	SC/BS
VDD(V)	1.8	0.9	1.5	1
DR(dB)	99	77	98	88
SNDR(dB)	95	62	88	85
BW(kHz)	25	16	20	25
P(μ W)	2500	40	1000	950
4kTxDRxBW/ PWR	1316	330	2091	275

17/02/00

A. Kaiser