## Instruction Set Nomenclature:

## Status Register (SREG)

SREG: Status register
$\mathrm{C}: \quad$ Carry flag in status register
Z: $\quad$ Zero flag in status register
$\mathrm{N}: \quad$ Negative flag in status register
V : Two's complement overflow indicator
$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests
H: Half Carry flag in the status register
T: $\quad$ Transfer bit used by BLD and BST instructions
I: Global interrupt enable/disable flag

## Registers and Operands

Rd: Destination (and source) register in the register file
Rr: $\quad$ Source register in the register file
$R$ : Result after instruction is executed
K: Constant data
k: Constant address
b: $\quad$ Bit in the register file or I/O register (3 bit)
s: $\quad$ Bit in the status register (3 bit)
$\mathrm{X}, \mathrm{Y}, \mathrm{Z}: \quad$ Indirect address register
( $\mathrm{X}=\mathrm{R} 27: \mathrm{R} 26, \mathrm{Y}=\mathrm{R} 29: \mathrm{R} 28$ and $\mathrm{Z}=\mathrm{R} 31$ :R30)
A: $\quad \mathrm{I} / \mathrm{O}$ location address
q: $\quad$ Displacement for direct addressing ( 6 bit)

## I/O Registers

## RAMPX, RAMPY, RAMPZ

Registers concatenated with the $X, Y$ and $Z$ registers enabling indirect addressing of the whole data space on MCUs with more than 64 K bytes data space, and constant data fetch on MCUs with more than 64 K bytes program space.

## RAMPD

Register concatenated with the $Z$ register enabling direct addressing of the whole data space on MCUs with more than 64 K bytes data space.

## EIND

Register concatenated with the instruction word enabling indirect jump and call to the whole program space on MCUs with more than 64 K bytes program space.

## Stack

STACK: Stack for return address and pushed registers
SP: Stack Pointer to STACK

## Flags

$\Leftrightarrow: \quad$ Flag affected by instruction
0: Flag cleared by instruction
1: Flag set by instruction
-: Flag not affected by instruction

## Conditional Branch Summary

| Test | Boolean | Mnemonic | Complementary | Boolean | Mnemonic | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Rd}>\mathrm{Rr}$ | $\mathrm{Z} \bullet(\mathrm{N} \oplus \mathrm{V})=0$ | $\mathrm{BRLT}^{(1)}$ | $\mathrm{Rd} \leq \mathrm{Rr}$ | $\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})=1$ | BRGE* | Signed |
| $\mathrm{Rd} \geq \mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=0$ | BRGE | $\mathrm{Rd}<\mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=1$ | BRLT | Signed |
| $\mathrm{Rd}=\mathrm{Rr}$ | $Z=1$ | BREQ | $\mathrm{Rd} \neq \mathrm{Rr}$ | $\mathrm{Z}=0$ | BRNE | Signed |
| $\mathrm{Rd} \leq \mathrm{Rr}$ | $\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})=1$ | BRGE ${ }^{(1)}$ | $\mathrm{Rd}>\mathrm{Rr}$ | $\mathrm{Z} \bullet(\mathrm{N} \oplus \mathrm{V})=0$ | BRLT* | Signed |
| $\mathrm{Rd}<\mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=1$ | BRLT | $\mathrm{Rd} \geq \mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=0$ | BRGE | Signed |
| $\mathrm{Rd}>\mathrm{Rr}$ | $C+Z=0$ | BRLO ${ }^{(1)}$ | $\mathrm{Rd} \leq \mathrm{Rr}$ | $C+Z=1$ | BRSH* | Unsigned |
| $\mathrm{Rd} \geq \mathrm{Rr}$ | $C=0$ | BRSH/BRCC | $\mathrm{Rd}<\mathrm{Rr}$ | $C=1$ | BRLO/BRCS | Unsigned |
| $\mathrm{Rd}=\mathrm{Rr}$ | $\mathrm{Z}=1$ | BREQ | $\mathrm{Rd} \neq \mathrm{Rr}$ | $\mathrm{Z}=0$ | BRNE | Unsigned |
| $\mathrm{Rd} \leq \mathrm{Rr}$ | $C+Z=1$ | $\mathrm{BRSH}^{(1)}$ | $\mathrm{Rd}>\mathrm{Rr}$ | $C+Z=0$ | BRLO* | Unsigned |
| $\mathrm{Rd}<\mathrm{Rr}$ | $C=1$ | BRLO/BRCS | $\mathrm{Rd} \geq \mathrm{Rr}$ | $C=0$ | BRSH/BRCC | Unsigned |
| Carry | $C=1$ | BRCS | No carry | $C=0$ | BRCC | Simple |
| Negative | $N=1$ | BRMI | Positive | $\mathrm{N}=0$ | BRPL | Simple |
| Overflow | $\mathrm{V}=1$ | BRVS | No overflow | $V=0$ | BRVC | Simple |
| Zero | $\mathrm{Z}=1$ | BREQ | Not zero | $\mathrm{Z}=0$ | BRNE | Simple |

Note: 1. Interchange Rd and Rr in the operation before the test. i.e. $\mathrm{CP} \mathrm{Rd}, \mathrm{Rr} \rightarrow \mathrm{CPRr}, \mathrm{Rd}$

## Complete Instruction Set Summary

Notes: 1. Not all instructions are available in all devices. Refer to the device specific instruction summary.
2. Cycle times for data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface. For LD, ST, LDS, STS, PUSH, POP, add one cycle plus one cycle for each wait state. For CALL, ICALL, EICALL, RCALL, RET, RETI in devices with 16 bit PC, add three cycles plus two cycles for each wait state. For CALL, ICALL, EICALL, RCALL, RET, RETI in devices with 22 bit PC, add five cycles plus three cycles for each wait state.
Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | \#Clock Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Arithmetic and Logic Instructions |  |  |  |  |  |
| ADD | Rd, Rr | Add without Carry | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}$ | Z,C,N,V,S,H | 1 |
| ADC | Rd, Rr | Add with Carry | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$ | Z,C,N,V,S,H | 1 |
| ADIW | Rd, K | Add Immediate to Word | $\mathrm{Rd}+1: \mathrm{Rd} \leftarrow \mathrm{Rd}+1: \mathrm{Rd}+\mathrm{K}$ | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract without Carry | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$ | Z,C,N,V,S,H | 1 |
| SUBI | Rd, K | Subtract Immediate | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$ | Z,C,N,V,S,H | 1 |
| SBC | Rd, Rr | Subtract with Carry | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z,C,N,V,S,H | 1 |
| SBCI | Rd, K | Subtract Immediate with Carry | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$ | Z,C,N,V,S,H | 1 |
| SBIW | Rd, K | Subtract Immediate from Word | $\mathrm{Rd}+1: \mathrm{Rd} \leftarrow \mathrm{Rd}+1: \mathrm{Rd}-\mathrm{K}$ | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$ | Z,N,V,S | 1 |
| ANDI | Rd, K | Logical AND with Immediate | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{K}$ | Z,N,V,S | 1 |
| OR | Rd, Rr | Logical OR | $\mathrm{Rd} \leftarrow \mathrm{Rd} v \mathrm{Rr}$ | Z,N,V,S | 1 |
| ORI | Rd, K | Logical OR with Immediate | $\mathrm{Rd} \leftarrow \mathrm{Rd} v \mathrm{~K}$ | Z,N,V,S | 1 |
| EOR | Rd, Rr | Exclusive OR | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$ | Z,N,V,S | 1 |
| COM | Rd | One's Complement | $\mathrm{Rd} \leftarrow$ \$FF - Rd | Z,C,N,V,S | 1 |
| NEG | Rd | Two's Complement | $\mathrm{Rd} \leftarrow$ \$00-Rd | Z,C,N,V,S,H | 1 |
| SBR | Rd,K | Set Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} v \mathrm{~K}$ | Z,N,V,S | 1 |
| CBR | Rd, K | Clear Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet(\$ \mathrm{FFh}-\mathrm{K})$ | Z,N,V,S | 1 |
| INC | Rd | Increment | $\mathrm{Rd} \leftarrow \mathrm{Rd}+1$ | Z,N,V,S | 1 |
| DEC | Rd | Decrement | $\mathrm{Rd} \leftarrow \mathrm{Rd}-1$ | Z,N,V,S | 1 |
| TST | Rd | Test for Zero or Minus | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rd}$ | Z,N,V,S | 1 |
| CLR | Rd | Clear Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$ | Z,N,V,S | 1 |
| SER | Rd | Set Register | $\mathrm{Rd} \leftarrow$ \$FF | None | 1 |
| MUL | Rd,Rr | Multiply Unsigned | $\mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \mathrm{Rr}(\mathrm{UU})$ | Z,C | 2 |
| MULS | Rd,Rr | Multiply Signed | $\mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \mathrm{Rr}(\mathrm{SS})$ | Z,C | 2 |
| MULSU | Rd,Rr | Multiply Signed with Unsigned | $\mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \mathrm{Rr}(\mathrm{SU})$ | Z,C | 2 |
| FMUL | Rd,Rr | Fractional Multiply Unsigned | $\mathrm{R} 1: \mathrm{R0} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ (UU) | Z,C | 2 |
| FMULS | Rd,Rr | Fractional Multiply Signed | $\mathrm{R} 1: \mathrm{R0} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ (SS) | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | $\mathrm{R} 1: \mathrm{R0} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1(\mathrm{SU})$ | Z,C | 2 |

Instruction Set Summary (Continued)

| Mnemonics | Operands | Description | Operation | Flags | \#Clock Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch Instructions |  |  |  |  |  |
| RJMP | k | Relative Jump | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 2 |
| IJMP |  | Indirect Jump to (Z) | $\mathrm{PC}(15: 0) \leftarrow \mathrm{Z}, \mathrm{PC}(21: 16) \leftarrow 0$ | None | 2 |
| ElJMP |  | Extended Indirect Jump to (Z) | $\mathrm{PC}(15: 0) \leftarrow \mathrm{Z}$, PC(21:16) $\leftarrow$ EIND | None | 2 |
| JMP | k | Jump | $\mathrm{PC} \leftarrow \mathrm{k}$ | None | 3 |
| RCALL | k | Relative Call Subroutine | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $3 / 4$ |
| ICALL |  | Indirect Call to (Z) | $\mathrm{PC}(15: 0) \leftarrow \mathrm{Z}, \mathrm{PC}(21: 16) \leftarrow 0$ | None | $3 / 4$ |
| EICALL |  | Extended Indirect Call to (Z) | $\mathrm{PC}(15: 0) \leftarrow \mathrm{Z}, \mathrm{PC}(21: 16) \leftarrow$ EIND | None | 4 |
| CALL | k | Call Subroutine | $\mathrm{PC} \leftarrow \mathrm{k}$ | None | $4 / 5$ |
| RET |  | Subroutine Return | $\mathrm{PC} \leftarrow$ STACK | None | $4 / 5$ |
| RETI |  | Interrupt Return | $\mathrm{PC} \leftarrow$ STACK | 1 | $4 / 5$ |
| CPSE | Rd,Rr | Compare, Skip if Equal | if (Rd $=\mathrm{Rr}$ ) $\mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| CP | Rd, Rr | Compare | Rd-Rr | Z,C,N,V,S,H | 1 |
| CPC | Rd,Rr | Compare with Carry | Rd-Rr-C | Z,C,N,V,S,H | 1 |
| CPI | Rd, K | Compare with Immediate | Rd-K | Z,C,N,V,S,H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBIC | A, b | Skip if Bit in I/O Register Cleared | if $(1 / O(A, b)=0) P C \leftarrow P C+2$ or 3 | None | 1/2/3 |
| SBIS | A, b | Skip if Bit in I/O Register Set | If( $/ / O(A, b)=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then PC $\leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) $=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if $(Z=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(Z=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRCS | k | Branch if Carry Set | if $(C=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if $(C=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if $(C=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| BRLO | k | Branch if Lower | if $(C=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRMI | k | Branch if Minus | if $(\mathrm{N}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| BRPL | k | Branch if Plus | if ( $\mathrm{N}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if $(\mathrm{N} \oplus \mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| BRLT | k | Branch if Less Than, Signed | if $(\mathrm{N} \oplus \mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| BRHS | k | Branch if Half Carry Flag Set | if $(H=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | if $(H=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| BRTS | k | Branch if T Flag Set | if ( $\mathrm{T}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| BRTC | k | Branch if T Flag Cleared | if $(T=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |

Instruction Set Summary (Continued)

| Mnemonics | Operands | Description | Operation | Flags | \#Clock Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BRVS | k | Branch if Overflow Flag is Set | if ( $\mathrm{V}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVC | k | Branch if Overflow Flag is Cleared | if $(\mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| BRIE | k | Branch if Interrupt Enabled | if $(\mathrm{I}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if $(\mathrm{I}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| Data Transfer Instructions |  |  |  |  |  |
| MOV | Rd, Rr | Copy Register | $\mathrm{Rd} \leftarrow \mathrm{Rr}$ | None | 1 |
| MOVW | Rd, Rr | Copy Register Pair | $\mathrm{Rd}+1: \mathrm{Rd} \leftarrow \mathrm{Rr}+1: \mathrm{Rr}$ | None | 1 |
| LDI | Rd, K | Load Immediate | $\mathrm{Rd} \leftarrow \mathrm{K}$ | None | 1 |
| LDS | Rd, k | Load Direct from data space | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 2 |
| LD | Rd, X | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, $\mathrm{X}_{+}$ | Load Indirect and Post-Increment | $\mathrm{Rd} \leftarrow(\mathrm{X}), \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| LD | Rd, -X | Load Indirect and PreDecrement | $\mathrm{X} \leftarrow \mathrm{X}-1, \mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LD | Rd, Y+ | Load Indirect and Post-Increment | $\mathrm{Rd} \leftarrow(\mathrm{Y}), \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| LD | Rd, -Y | Load Indirect and PreDecrement | $\mathrm{Y} \leftarrow \mathrm{Y}-1, \mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LDD | Rd, $\mathrm{Y}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$ | None | 2 |
| LD | Rd, Z | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LD | Rd, ${ }^{+}$ | Load Indirect and Post-Increment | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and PreDecrement | $\mathrm{Z} \leftarrow \mathrm{Z}-1, \mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LDD | Rd, Z+q | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ | None | 2 |
| STS | k, Rr | Store Direct to data space | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 2 |
| ST | X, Rr | Store Indirect | $(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | X + , Rr | Store Indirect and PostIncrement | $(\mathrm{X}) \leftarrow \mathrm{Rr}, \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| ST | -X, Rr | Store Indirect and PreDecrement | $\mathrm{X} \leftarrow \mathrm{X}-1,(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Y, Rr | Store Indirect | $(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{Y}+$, Rr | Store Indirect and PostIncrement | $(\mathrm{Y}) \leftarrow \mathrm{Rr}, \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| ST | -Y, Rr | Store Indirect and PreDecrement | $\mathrm{Y} \leftarrow \mathrm{Y}-1,(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | Y+q,Rr | Store Indirect with Displacement | $(\mathrm{Y}+\mathrm{q}) \leftarrow \operatorname{Rr}$ | None | 2 |
| ST | Z, Rr | Store Indirect | $(Z) \leftarrow R r$ | None | 2 |
| ST | Z+, Rr | Store Indirect and PostIncrement | $(Z) \leftarrow \operatorname{Rr}, \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |

## Instruction Set Summary (Continued)

| Mnemonics | Operands | Description | Operation | Flags | \#Clock Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ST | -Z, Rr | Store Indirect and PreDecrement | $\mathrm{Z} \leftarrow \mathrm{Z}-1,(\mathrm{Z}) \leftarrow \operatorname{Rr}$ | None | 2 |
| STD | Z $+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(\mathrm{Z}+\mathrm{q}) \leftarrow \mathrm{Rr}$ | None | 2 |
| LPM |  | Load Program Memory | $\mathrm{RO} \leftarrow(\mathrm{Z})$ | None | 3 |
| LPM | Rd, Z | Load Program Memory | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 3 |
| LPM | Rd, ${ }^{+}$ | Load Program Memory and PostIncrement | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 3 |
| ELPM |  | Extended Load Program Memory | $\mathrm{RO} \leftarrow(\mathrm{RAMPZ}: Z)$ | None | 3 |
| ELPM | Rd, Z | Extended Load Program Memory | $\mathrm{Rd} \leftarrow(\mathrm{RAMPZ}: Z)$ | None | 3 |
| ELPM | Rd, ${ }_{+}+$ | Extended Load Program Memory and Post-Increment | $\mathrm{Rd} \leftarrow(\mathrm{RAMPZ}: Z), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 3 |
| SPM |  | Store Program Memory | $(\mathrm{Z}) \leftarrow \mathrm{R} 1: \mathrm{R} 0$ | None | - |
| ESPM |  | Extended Store Program Memory | $($ RAMPZ:Z $) \leftarrow$ R1:R0 | None | - |
| IN | Rd, A | In From I/O Location | $\mathrm{Rd} \leftarrow \mathrm{I} / \mathrm{O}(\mathrm{A})$ | None | 1 |
| OUT | A, Rr | Out To I/O Location | $\mathrm{I} / \mathrm{O}(\mathrm{A}) \leftarrow \mathrm{Rr}$ | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK $\leftarrow$ Rr | None | 2 |
| POP | Rd | Pop Register from Stack | $\mathrm{Rd} \leftarrow$ STACK | None | 2 |
| Bit and Bit-test Instructions |  |  |  |  |  |
| LSL | Rd | Logical Shift Left | $\operatorname{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{Rd}(0) \leftarrow 0, \mathrm{C} \leftarrow \operatorname{Rd}(7)$ | Z,C,N,V,H | 1 |
| LSR | Rd | Logical Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \operatorname{Rd}(7) \leftarrow 0, \mathrm{C} \leftarrow \operatorname{Rd}(0)$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left Through Carry | $\mathrm{Rd}(0) \leftarrow \mathrm{C}, \mathrm{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{C} \leftarrow \operatorname{Rd}(7)$ | Z,C,N,V,H | 1 |
| ROR | Rd | Rotate Right Through Carry | $\operatorname{Rd}(7) \leftarrow C, R d(n) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{C} \leftarrow \operatorname{Rd}(0)$ | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{n}=0 . .6$ | Z,C,N,V | 1 |
| SWAP | Rd | Swap Nibbles | $\operatorname{Rd}(3 . .0) \leftrightarrow \operatorname{Rd}(7 . .4)$ | None | 1 |
| BSET | S | Flag Set | SREG $(\mathrm{s}) \leftarrow 1$ | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG $(\mathrm{s}) \leftarrow 0$ | SREG(s) | 1 |
| SBI | A, b | Set Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{A}, \mathrm{b}) \leftarrow 1$ | None | 2 |
| CBI | A, b | Clear Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{A}, \mathrm{b}) \leftarrow 0$ | None | 2 |
| BST | Rr, b | Bit Store from Register to T | $\mathrm{T} \leftarrow \operatorname{Rr}(\mathrm{b})$ | T | 1 |
| BLD | Rd, b | Bit load from T to Register | $\mathrm{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ | None | 1 |
| SEC |  | Set Carry | $\mathrm{C} \leftarrow 1$ | C | 1 |
| CLC |  | Clear Carry | $\mathrm{C} \leftarrow 0$ | C | 1 |
| SEN |  | Set Negative Flag | $N \leftarrow 1$ | N | 1 |
| CLN |  | Clear Negative Flag | $N \leftarrow 0$ | N | 1 |
| SEZ |  | Set Zero Flag | $\mathrm{Z} \leftarrow 1$ | Z | 1 |
| CLZ |  | Clear Zero Flag | $\mathrm{Z} \leftarrow 0$ | Z | 1 |

Instruction Set Summary (Continued)

| Mnemonics | Operands | Description | Operation | Flags | \#Clock Note |
| :--- | :--- | :--- | :--- | :--- | :--- |
| SEI |  | Global Interrupt Enable | $\mathrm{I} \leftarrow 1$ | I |  |
| CLI |  | Global Interrupt Disable | $\mathrm{I} \leftarrow 0$ | I |  |
| SES |  | Set Signed Test Flag | $\mathrm{S} \leftarrow 1$ | S |  |
| CLS | Clear Signed Test Flag | $\mathrm{S} \leftarrow 0$ | S | 1 |  |
| SEV | Set Two's Complement Overflow | $\mathrm{V} \leftarrow 1$ | V | 1 |  |
| CLV |  | Clear Two's Complement <br> Overflow | $\mathrm{V} \leftarrow 0$ | V | 1 |
| SET | Set T in SREG | Clear T in SREG | $\mathrm{T} \leftarrow 1$ | T | 1 |
| CLT |  | Set Half Carry Flag in SREG | $\mathrm{H} \leftarrow 1$ | T | 1 |
| SEH |  | Clear Half Carry Flag in SREG | $\mathrm{H} \leftarrow 0$ | H | 1 |
| CLH |  | No Operation |  | H | 1 |
| NOP |  | Sleep | (see specific descr. for Sleep) | None | 1 |
| SLEEP |  | Watchdog Reset | (see specific descr. for WDR) | None | 1 |
| WDR |  |  |  | T | 1 |

## ADC - Add with Carry

## Description:

Adds two registers and the contents of the C flag and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$

Syntax: Operands: Program Counter:
(i) $\mathrm{ADC} \mathrm{Rd}, \mathrm{Rr}$
$0 \leq \mathrm{d} \leq 31,0 \leq r \leq 31$

$$
P C \leftarrow P C+1
$$

16-bit Opcode:

| 0001 | 11rd | dddd | rrrr |
| :--- | :---: | :---: | :---: |

## Status Register (SREG) Boolean Formulae:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$H: \quad R d 3 \cdot R r 3+\operatorname{Rr} 3 \cdot \overline{\mathrm{R3}}+\overline{\mathrm{R} 3} \cdot \operatorname{Rd} 3$
Set if there was a carry from bit 3 ; cleared otherwise
$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: Rd7•Rr7•R7+ $\overline{R d 7} \bullet \cdot \overline{R r} \cdot \bullet R 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \operatorname{Rd} 7 \bullet R r 7+R r 7 \bullet \overline{R 7}+\overline{R 7} \cdot R d 7$
Set if there was carry from the MSB of the result; cleared otherwise.
$R$ (Result) equals Rd after the operation.

Example:

|  | ; Add R1:R0 to R3:R2 |
| :--- | :--- |
| add $r 2, r 0$ | ; Add low byte |
| adc r3,r1 | ; Add with carry high byte |

Words: 1 (2 bytes)
Cycles: 1

## ADD - Add without Carry

## Description:

Adds two registers without the C flag and places the result in the destination register Rd.

Operation:
(i) $\quad R d \leftarrow R d+R r$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | $0 \leq d \leq 31,0 \leq r \leq 31$ | $P C \leftarrow P C+1$ |
|  |  |  |
|  | 16-bit Opcode: |  |


| 0000 | 11rd | dddd | rrrr |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \mathrm{Rd} 3 \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot \overline{\mathrm{R} 3}+\overline{\mathrm{R} 3} \cdot \mathrm{Rd} 3$
Set if there was a carry from bit 3 ; cleared otherwise
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \bullet \mathrm{Rr} 7 \cdot \overline{\mathrm{R7}}+\overline{\mathrm{Rd}} \cdot \overline{\mathrm{Rr} 7} \cdot \mathrm{R7}$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \operatorname{Rd} 7 \cdot \operatorname{Rr} 7+\operatorname{Rr} \cdot \bullet \overline{R 7}+\overline{R 7} \cdot R d 7$
Set if there was carry from the MSB of the result; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

| add $r 1, r 2$ | $;$ Add $r 2$ to $r 1 \quad(r 1=r 1+r 2)$ |
| :--- | :--- |
| add $r 28, r 28$ | $;$ Add r28 to itself $(r 28=r 28+r 28)$ |

Words: 1 (2 bytes)
Cycles: 1

## ADIW - Add Immediate to Word

## Description:

Adds an immediate value (0-63) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

## Operation:

(i) $R d+1: R d \leftarrow R d+1: R d+K$

Syntax: Operands: Program Counter:
(i) ADIW Rd, $\mathrm{K} \quad \mathrm{d} \in\{24,26,28,30\}, 0 \leq \mathrm{K} \leq 63 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 1001 | 0110 | KKdd | KKKK |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z |  | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |  |  |

$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.

## V: $\quad \overline{\mathrm{Rdh} 7} \cdot \mathrm{R} 15$

Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 15$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \bullet \overline{\mathrm{R} 8} \bullet \overline{\mathrm{R} 7} \bullet \overline{\mathrm{R} 6} \bullet \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \bullet \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise.
C: $\quad \overline{\mathrm{R} 15} \cdot \mathrm{Rdh} 7$
Set if there was carry from the MSB of the result; cleared otherwise.
R (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 = R15-R8, Rdl7-Rdl0=R7-R0).

## Example:

```
adiw r24,1 ; Add 1 to r25:r24
adiw r30,63 ; Add 63 to the Z pointer(r31:r30)
```

Words: 1 (2 bytes)
Cycles: 2

## AND - Logical AND

## Description:

Performs the logical AND between the contents of register Rd and register Rr and places the result in the destination register Rd.

Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$
Syntax:

(i) | Operands: |
| :--- |
| AND Rd,Rr |

|  |
| :--- | :--- | ---: | ---: |
| 16-bit Opcode: |


| 0010 | 00rd | ddda | rrrr |
| :--- | :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z |  | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\mathbf{0}$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |  |  |

$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: 0
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

| and r2,r3 | $;$ Bitwise and r2 and r3, result in r2 |
| :--- | :--- | :--- |
| 1di r16,1 | $;$ Set bitmask 00000001 in r16 |
| and r2,r16 | I Isolate bit 0 in r2 |

Words: 1 (2 bytes)
Cycles: 1

## ANDI - Logical AND with Immediate

## Description:

Performs the logical AND between the contents of register Rd and a constant and places the result in the destination register Rd.

Operation:
(i) $\quad \mathrm{Rd} \leftarrow R d \bullet K$

Syntax: Operands: Program Counter:
(i) ANDI Rd,K $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 0111 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\mathbf{0}$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: 0
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \bullet \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \bullet \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

```
andi r17,$0F ; Clear upper nibble of r17
andi r18,$10 ; Isolate bit 4 in r18
andi r19,$AA ; Clear odd bits of r19
```

Words: 1 (2 bytes)
Cycles: 1

## ASR - Arithmetic Shift Right

## Description:

Shifts all bits in Rd one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C flag of the SREG. This operation effectively divides a signed value by two without changing its sign. The carry flag can be used to round the result.

## Operation:

(i)


Syntax: Operands: Program Counter:
(i) ASR Rd $0 \leq d \leq 31 \quad P C \leftarrow P C+1$

16-bit Opcode:

| 1001 | 010 d | dddd | 0101 |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z |  | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |  |  |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: $\quad \mathrm{N} \oplus \mathrm{C}$ (For N and C after the shift)
$\mathrm{N}: \quad \mathrm{R7}$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R}} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: Rdo
Set if, before the shift, the LSB of Rd was set; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

| ldi | $r 16, \$ 10$ | $;$ Load decimal 16 into r16 |
| :--- | :--- | :--- |
| asr | $r 16$ | $; r 16=r 16 / 2$ |
| ldi | $r 17, \$ F C$ | $;$ Load -4 in r17 |
| asr | $r 17$ | $; r 17=r 17 / 2$ |

Words: 1 (2 bytes)
Cycles: 1

## BCLR - Bit Clear in SREG

## Description:

Clears a single flag in SREG.
Operation:
(i) $\quad \operatorname{SREG}(\mathrm{s}) \leftarrow 0$
(i) $\quad \mathrm{BCLR} s \quad \mathrm{P} \quad \mathrm{s}=7 \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 1001 | 0100 | 1 sss | 1000 |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formulae:

| 1 | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

I: $\quad 0$ if $s=7$; Unchanged otherwise.
T: $\quad 0$ if $s=6$; Unchanged otherwise.
$\mathrm{H}: \quad 0$ if $\mathrm{s}=5$; Unchanged otherwise.
S: $\quad 0$ if $s=4$; Unchanged otherwise.
V: $\quad 0$ if $s=3$; Unchanged otherwise.
$\mathrm{N}: \quad 0$ if $\mathrm{s}=2$; Unchanged otherwise.
Z: $\quad 0$ if $s=1$; Unchanged otherwise.
C: $\quad 0$ if $s=0$; Unchanged otherwise.

## Example:

| bclr | 0 | $;$ Clear carry flag |
| :--- | :--- | :--- |
| bclr | 7 | $;$ Disable interrupts |

Words: 1 (2 bytes)
Cycles: 1

## BLD - Bit Load from the T Flag in SREG to a Bit in Register.

## Description:

Copies the T flag in the SREG (status register) to bit b in register Rd.
Operation:
(i) $\quad \operatorname{Rd}(\mathrm{b}) \leftarrow T$

| (i) | Syntax: | Operands:$0 \leq d \leq 31,0 \leq b \leq 7$ |  |  | Program Counter:$P C \leftarrow P C+1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | BLD Rd, b |  |  |  |  |
|  | 16 bit Opcode: |  |  |  |  |
|  | 11 | 100d | ddda | 0bbb |  |

Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |

## Example:

|  |  | ; Copy bit |
| :--- | :--- | :--- |
| bst $r 1,2$ | ; Store bit 2 of r1 in $T$ flag |  |
| bld $r 0,4$ | ; Load $T$ flag into bit 4 of r0 |  |

Words: 1 (2 bytes)
Cycles: 1

## BRBC - Branch if Bit in SREG is Cleared

## Description:

Conditional relative branch. Tests a single bit in SREG and branches relatively to PC if the bit is cleared. This instruction branches relatively to $P C$ in either direction ( $\mathrm{PC}-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form.

## Operation:

(i) If $\mathrm{SREG}(\mathrm{s})=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Syntax: Operands: Program Counter:
(i) $\quad \mathrm{BRBC} s, \mathrm{k} \quad 0 \leq \mathrm{s} \leq 7,-64 \leq \mathrm{k} \leq+63$
$P C \leftarrow P C+k+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 01 kk | kkkk | ksss |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

## Example:

```
cpi r20,5 ; Compare r20 to the value 5
brbc 1,noteq ; Branch if zero flag cleared
noteq:nop ; Branch destination (do nothing)
```

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRBS - Branch if Bit in SREG is Set

## Description:

Conditional relative branch. Tests a single bit in SREG and branches relatively to PC if the bit is set. This instruction branches relatively to $P C$ in either direction ( $P C-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form.

## Operation:

(i) If $\mathrm{SREG}(\mathrm{s})=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Syntax: Operands: Program Counter:
(i) $\quad$ BRBS $s, k \quad 0 \leq s \leq 7,-64 \leq k \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | $00 k k$ | $k k k k$ | ksss |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z |  | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |  |

## Example:

    brbs 6,bitset ; Branch T bit was set
    bitset: nop ; Branch destination (do nothing)

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRCC - Branch if Carry Cleared

## Description:

Conditional relative branch. Tests the Carry flag ( $C$ ) and branches relatively to $P C$ if $C$ is cleared. This instruction branches relatively to PC in either direction (PC-63 $\leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 0,k).

## Operation:

(i) If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | BRCC $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 01 kk | kkkk | k 000 |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z |  | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |  |

## Example:

| add r22,r23 | ; Add r23 to r22 |
| :--- | :--- |
| brcc nocarry | ; Branch if carry cleared |
|  | $\ldots$ |
| nocarry: nop |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRCS - Branch if Carry Set

## Description:

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if $C$ is set. This instruction branches relatively to $P C$ in either direction ( $P C-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from $P C$ and is represented in two's complement form. (Equivalent to instruction BRBS 0,k).

## Operation:

(i) If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | BRCS $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 00 kk | kkkk | k 000 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

## Example:

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BREQ - Branch if Equal

## Description:

Conditional relative branch. Tests the Zero flag $(Z)$ and branches relatively to $P C$ if $Z$ is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was equal to the unsigned or signed binary number represented in Rr. This instruction branches relatively to $P C$ in either direction ( $P C-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 1,k).

## Operation:

(i) If $\operatorname{Rd}=\operatorname{Rr}(Z=1)$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | BREQ $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 00 kk | kkkk | k 001 |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |  |

## Example:

| cp rl,r0 | ; Compare registers r1 and ro |
| :--- | :--- |
| breq equal | ; Branch if registers equal |
| $\ldots$ |  |
| equal: |  |
| nop | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRGE - Branch if Greater or Equal (Signed)

## Description:

Conditional relative branch. Tests the Signed flag (S) and branches relatively to PC if $S$ is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the signed binary number represented in Rd was greater than or equal to the signed binary number represented in Rr. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 4,k).

## Operation:

(i) If $\operatorname{Rd} \geq \operatorname{Rr}(\mathrm{N} \oplus \mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | BRGE $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 01 kk | kkkk | k 100 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |  |

## Example:

|  | cp | r11, r12 | ; Compare registers r11 and r12 |
| :---: | :---: | :---: | :---: |
|  | brge | greateq | ; Branch if r11 $\geq$ r12 (signed) |
|  | $\ldots$ |  |  |
| greateq |  |  | Branch destination (do no |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRHC - Branch if Half Carry Flag is Cleared

## Description:

Conditional relative branch. Tests the Half Carry flag $(\mathrm{H})$ and branches relatively to PC if H is cleared. This instruction branches relatively to $P C$ in either direction ( $P C-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from $P C$ and is represented in two's complement form. (Equivalent to instruction BRBC 5,k).

## Operation:

(i) If $\mathrm{H}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | BRHC $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 01 kk | kkkk | k 101 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

## Example:

|  | brhc hclear |
| :--- | :--- |
|  | $\ldots$ |
| hclear: | nop |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRHS - Branch if Half Carry Flag is Set

## Description:

Conditional relative branch. Tests the Half Carry flag $(\mathrm{H})$ and branches relatively to PC if H is set. This instruction branches relatively to PC in either direction (PC-63 $\leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 5,k).

## Operation:

(i) If $\mathrm{H}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | $-64 \leq k \leq+63$ | $P C \leftarrow P C+k+1$ |
|  |  | $P C \leftarrow P C+1$, if condition is false |


| 1111 | 00 kk | kkkk | k 101 |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

|  | brhs hset | ; Branch if half carry flag set |
| :--- | :--- | :--- |
| $\ldots$ |  |  |
| hset:nop ; Branch destination (do nothing) |  |  |

## Words: 1 (2 bytes)

Cycles: 1 if condition is false
2 if condition is true

## BRID - Branch if Global Interrupt is Disabled

## Description:

Conditional relative branch. Tests the Global Interrupt flag (I) and branches relatively to PC if I is cleared. This instruction branches relatively to $P C$ in either direction ( $P C-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from $P C$ and is represented in two's complement form. (Equivalent to instruction BRBC 7,k).

## Operation:

If $\mathrm{I}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Syntax: Operands: Program Counter:
(i) BRID k $\quad-64 \leq \mathrm{k} \leq+63$
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 01 kk | kkkk | k 111 |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

## Example:

|  | brid intdis | ; Branch if interrupt disabled |
| :--- | :--- | :--- |
| intdis: | nop |  |
|  |  |  |

## Words: 1 (2 bytes)

Cycles: 1 if condition is false
2 if condition is true

## BRIE - Branch if Global Interrupt is Enabled

## Description:

Conditional relative branch. Tests the Global Interrupt flag (I) and branches relatively to PC if I is set. This instruction branches relatively to $P C$ in either direction ( $P C-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from $P C$ and is represented in two's complement form. (Equivalent to instruction BRBS 7,k).

## Operation:

If $\mathrm{I}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | BRIE $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 00 kk | kkkk | k 111 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |

## Example:



## Words: 1 (2 bytes)

Cycles: 1 if condition is false
2 if condition is true

## BRLO - Branch if Lower (Unsigned)

## Description:

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned binary number represented in Rd was smaller than the unsigned binary number represented in Rr. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-63 \leq$ destination $\leq \mathrm{PC}+64$ ). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS $0, \mathrm{k}$ ).

## Operation:

(i) If $\operatorname{Rd}<\operatorname{Rr}(\mathrm{C}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | BRLO $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 00 kk | kkkk | k 000 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |  |

## Example:



Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRLT - Branch if Less Than (Signed)

## Description:

Conditional relative branch. Tests the Signed flag (S) and branches relatively to PC if $S$ is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the signed binary number represented in Rd was less than the signed binary number represented in Rr. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from $P C$ and is represented in two's complement form. (Equivalent to instruction BRBS 4,k).

## Operation:

(i) If $\operatorname{Rd}<\operatorname{Rr}(\mathrm{N} \oplus \mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | BRLT $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 00 kk | kkkk | k 100 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

|  | cp r16,r1 | ; Compare r16 to r1 |
| :--- | :--- | :--- |
|  | brlt less | ; Branch if r16<r1 (signed) |
|  | $\ldots$ |  |
| less: nop |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRMI - Branch if Minus

## Description:

Conditional relative branch. Tests the Negative flag ( N ) and branches relatively to PC if N is set. This instruction branches relatively to PC in either direction ( $\mathrm{PC}-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 2,k).

## Operation:

(i) If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | BRMI $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 00 kk | kkkk | k 010 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

## Example:

| subi r18,4 | ; Subtract 4 from r18 |  |
| :--- | :--- | :--- |
| brmi | negative | ; Branch if result negative |
| negative: |  |  |
| nop |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRNE - Branch if Not Equal

## Description:

Conditional relative branch. Tests the Zero flag $(Z)$ and branches relatively to $P C$ if $Z$ is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rr. This instruction branches relatively to $P C$ in either direction ( $P C-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 1,k).

## Operation:

(i) If $\operatorname{Rd} \neq \operatorname{Rr}(Z=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | BRNE $k$ | $-64 \leq k \leq+63$ |

BRNE $k \quad-64 \leq k \leq+63$

## Program Counter:

$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, if condition is false
16-bit Opcode:

| 1111 | 01 kk | kkkk | k 001 |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C |  |  |  |  |  |  |
| - | - | - | - | - | - | - | - |

Example:

|  | eor | r27,r27 | ; Clear r27 |
| :--- | :--- | :--- | :--- |
| loop: | inc | r27 | ; Increase r27 |
| $\ldots$ |  |  |  |
|  | cpi | r27,5 | ; Compare r27 to 5 |
|  | brne | loop | ; Branch if r27<>5 |
|  | nop |  | ; Loop exit (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRPL - Branch if Plus

## Description:

Conditional relative branch. Tests the Negative flag ( N ) and branches relatively to PC if N is cleared. This instruction branches relatively to $P C$ in either direction ( $P C-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 2,k).

## Operation:

(i) If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | PRPL $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 01 kk | kkkk | k 010 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

## Example:

|  | subi r26,\$50 | brpl positive |
| :--- | :--- | :--- |
|  | $\ldots$ | Subtract $\$ 50$ from r26 |
| positive: | nop |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRSH - Branch if Same or Higher (Unsigned)

## Description:

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is cleared. If the instruction is executed immediately after execution of any of the instructions CP, CPI, SUB or SUBI the branch will occur if and only if the unsigned binary number represented in Rd was greater than or equal to the unsigned binary number represented in Rr. This instruction branches relatively to PC in either direction (PC - $63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC $0, k$ ).

## Operation:

(i) If $\operatorname{Rd} \geq \operatorname{Rr}(C=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | BRSH $k$ | $-64 \leq k \leq+63$ |$\quad$|  |  |
| :--- | :--- |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

16-bit Opcode:

| 1111 | 01 kk | kkkk | k 000 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C |  |  |  |  |  |  |  |
| - | - | - | - | - | - | - | - |

## Example:

| subi r19,4 | ; Subtract 4 from r19 |
| :--- | :--- |
| brsh highsm | ; Branch if r19 $>=4$ (unsigned) |
| highsm:nop  |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRTC - Branch if the T Flag is Cleared

## Description:

Conditional relative branch. Tests the $T$ flag and branches relatively to PC if $T$ is cleared. This instruction branches relatively to $P C$ in either direction ( $P C-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from $P C$ and is represented in two's complement form. (Equivalent to instruction BRBC 6,k).

## Operation:

(i) If $\mathrm{T}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | BRTC $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 01 kk | kkkk | k 110 |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z |  | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |  |

## Example:

|  | bst r3,5 <br> brtc tclear | ; Store bit 5 of r3 in $T$ flag |  |
| :--- | :--- | :--- | :--- |
| $\ldots$ |  |  |  |
| tclear: | nop |  | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRTS - Branch if the T Flag is Set

## Description:

Conditional relative branch. Tests the T flag and branches relatively to PC if T is set. This instruction branches relatively to $P C$ in either direction ( $P C-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 6,k).

## Operation:

(i) If $\mathrm{T}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | PRTS $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 00 kk | kkkk | k 110 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

## Example:



Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRVC - Branch if Overflow Cleared

## Description:

Conditional relative branch. Tests the Overflow flag ( V ) and branches relatively to PC if V is cleared. This instruction branches relatively to $P C$ in either direction ( $\mathrm{PC}-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 3,k).

## Operation:

(i) If $\mathrm{V}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | BRVC $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 01 kk | kkkk | k 011 |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |

## Example:

| add r3,r4 <br> brve noover | A Add r4 to r3 <br>  <br>  <br> noover: <br> nop |
| :--- | :--- |
|  |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BRVS - Branch if Overflow Set

## Description:

Conditional relative branch. Tests the Overflow flag (V) and branches relatively to PC if V is set. This instruction branches relatively to PC in either direction ( $P C-63 \leq$ destination $\leq P C+64$ ). The parameter $k$ is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 3,k).

## Operation:

(i) If $\mathrm{V}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | BRVS $k$ | $-64 \leq k \leq+63$ |

16-bit Opcode:

| 1111 | 00 kk | kkkk | k 011 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |  | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |  |

## Example:

| add | b3,r4  <br> brvs overf1 | ; Branch if overflow to r3 |
| :--- | :--- | :--- |
|  | $\ldots$ |  |
| overfl: | nop |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

## BSET - Bit Set in SREG

## Description:

Sets a single flag or bit in SREG.
Operation:
(i) $\quad \operatorname{SREG}(\mathrm{s}) \leftarrow 1$
(i) $\quad \mathrm{BSET} s \quad 0 \leq s \leq 7 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 1001 | 0100 | 0 sss | 1000 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N |  | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

I: $\quad 1$ if $s=7$; Unchanged otherwise.
T: $\quad 1$ if $s=6$; Unchanged otherwise.
$\mathrm{H}: \quad 1$ if $\mathrm{s}=5$; Unchanged otherwise.
S: $\quad 1$ if $s=4$; Unchanged otherwise.
V: $\quad 1$ if $s=3$; Unchanged otherwise.
$\mathrm{N}: \quad 1$ if $\mathrm{s}=2$; Unchanged otherwise.
Z: $\quad 1$ if $s=1$; Unchanged otherwise.
C: $\quad 1$ if $s=0$; Unchanged otherwise.

## Example:

| bset | 6 | ; Set T flag |
| :--- | :--- | :--- |
| bset | 7 | ; Enable interrupt |

Words: 1 (2 bytes)
Cycles: 1

## BST - Bit Store from Bit in Register to T Flag in SREG

## Description:

Stores bit b from Rd to the T flag in SREG (status register).
Operation:
(i)
$\mathrm{T} \leftarrow \operatorname{Rd}(\mathrm{b})$
(i) BST Rd

Operands:
Program Counter:

16-bit Opcode:

| 1111 | 101 d | dddd | 0bbb |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | $\Leftrightarrow$ | - | - | - | - | - | - |

T: $\quad 0$ if bit $b$ in Rd is cleared. Set to 1 otherwise.

Example:

|  | ; Copy bit |  |  |
| :--- | :--- | :--- | :---: |
| bst | r1,2 Store bit 2 of r1 in $T$ flag |  |  |
| bld | r0,4 | L Load $T$ into bit 4 of r0 |  |

Words: 1 (2 bytes)
Cycles: 1

## CALL - Long Call to a Subroutine

## Description:

Calls to a subroutine within the entire program memory. The return address (to the instruction after the CALL) will be stored onto the stack. (See also RCALL). The stack pointer uses a post-decrement scheme during CALL.

## Operation:

| (i) | $\mathrm{PC} \leftarrow \mathrm{k}$ |
| :--- | :--- |
| (ii) | $\mathrm{PC} \leftarrow \mathrm{k}$ |



## 32-bit Opcode:

| 1001 | 010 k | kkkk | 111 k |
| :---: | :---: | :---: | :---: |
| kkkk | kkkk | kkkk | kkkk |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

|  | mov | r16, r0 | ; Copy r0 to r16 |
| :---: | :---: | :---: | :---: |
|  | call | check | ; Call subroutine |
|  | nop |  | ; Continue (do nothing) |
| check: | cpi | r16, \$42 | ; Check if r16 has a special value |
|  | breq | error | ; Branch if equal |
|  | ret |  | ; Return from subroutine |
| error: |  |  | Infinite lood |

Words: 2 (4 bytes)
Cycles: 4, devices with 16 bit PC
5, devices with 22 bit PC

## CBI - Clear Bit in I/O Register

## Description:

Clears a specified bit in an I/O register. This instruction operates on the lower 32 I/O registers - addresses 0-31.
Operation:
(i) $\quad \mathrm{I} / \mathrm{O}(\mathrm{A}, \mathrm{b}) \leftarrow 0$

| (i) | Syntax: | Operands: |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | CBI A,b | $0 \leq \mathrm{A} \leq 31,0 \leq b \leq 7$ |  |  |
| 16-bit Opcode: |  |  |  |  |
|  | 1001 | 1000 | AAAA | Abbb |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |

Example:
cbi $\$ 12,7 \quad$; Clear bit 7 in Port D

Words: 1 (2 bytes)
Cycles: 2

## CBR - Clear Bits in Register

## Description:

Clears the specified bits in register Rd. Performs the logical AND between the contents of register Rd and the complement of the constant mask K. The result will be placed in register Rd.

Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \bullet(\$ \mathrm{FF}-\mathrm{K})$

Syntax: Operands: Program Counter:
CBR Rd,K $\quad 16 \leq d \leq 31,0 \leq K \leq 255 \quad P C \leftarrow P C+1$
16-bit Opcode: (see ANDI with K complemented)

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | 0 | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: 0
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

$$
\begin{array}{lll}
\text { cbr } & r 16, \$ F 0 & ; \text { Clear upper nibble of r16 } \\
\text { cbr } & r 18,1 & \text {; Clear bit } 0 \text { in r18 }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

CLC - Clear Carry Flag

## Description:

Clears the Carry flag (C) in SREG (status register).
Operation:
(i)
$C \leftarrow 0$

| (i) | Syntax: | Operands: |  |  | Program Counter: |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CLC |  |  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| 16-bit Opcode: |  |  |  |  |  |
|  | 01 | 0100 | 1000 | 1000 |  |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| - | - | - | - | - | - | - | 0 |

C: 0
Carry flag cleared

## Example:

| add $r 0, r 0$ | ; Add r0 to itself |
| :--- | :--- |
| clc | ; Clear carry flag |

Words: 1 (2 bytes)
Cycles: 1

## CLH - Clear Half Carry Flag

## Description:

Clears the Half Carry flag (H) in SREG (status register).
Operation:
(i)
$\mathrm{H} \leftarrow 0$

| (i) | Syntax: | Operands:None |  |  | Program Counter:$\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CLH |  |  |  |  |
| 16-bit Opcode: |  |  |  |  |  |
|  | 01 | 0100 | 1101 | 1000 |  |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | 0 | - | - | - | - | - |

H: 0
Half Carry flag cleared

## Example:

clh ; Clear the Half Carry flag

Words: 1 (2 bytes)
Cycles: 1

## CLI - Clear Global Interrupt Flag

## Description:

Clears the Global Interrupt flag (I) in SREG (status register).
Operation:
(i) $1 \leftarrow 0$


## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| 0 | - | - | - | - | - | - | - |

I: $\quad 0$
Global Interrupt flag cleared

## Example:

| cli | ; Disable interrupts |
| :--- | :--- |
| in | r11,\$16 |
| sei |  |
|  | ; Enable interrupts |

Words: 1 (2 bytes)
Cycles: 1

## CLN - Clear Negative Flag

## Description:

Clears the Negative flag ( N ) in SREG (status register).
Operation:
(i) $\quad \mathrm{N} \leftarrow 0$

| (i) | Syntax: | Operands: |  |  | Program Counter:$P C \leftarrow P C+1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CLN |  |  |  |  |
| 16-bit Opcode: |  |  |  |  |  |
|  | 01 | 0100 | 1010 | 1000 |  |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | 0 | - | - |

$\mathrm{N}: \quad 0$
Negative flag cleared

## Example:

| add $r 2, r 3$ | $;$ Add r3 to r2 |
| :--- | :--- |
| cln | $;$ Clear negative flag |

Words: 1 (2 bytes)
Cycles: 1

## CLR - Clear Register

## Description:

Clears a register. This instruction performs an Exclusive OR between a register and itself. This will clear all bits in the register.

Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$

| (i) | Syntax: | Operands: |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | CLR Rd | $0 \leq \mathrm{d} \leq 31$ |  |  |
| 16-bit Opcode: (see EOR Rd,Rd) |  |  |  |  |
|  | 0010 | 01dd | dddd | dddd |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | 0 | 0 | 0 | 1 | - |

S: 0
Cleared
V: 0
Cleared
$\mathrm{N}: \quad 0$
Cleared
Z: 1
Set
$R$ (Result) equals Rd after the operation.
Example:

loop: | clr r18 |  |  |
| :--- | :--- | :--- |
| inc r18 | ; clear r18 |  |
| $\ldots$ |  | ; increase r18 |
|  | cpi r18,\$50 | ; Compare r18 to $\$ 50$ |
|  | brne loop |  |

Words: 1 (2 bytes)
Cycles: 1

## CLS - Clear Signed Flag

## Description:

Clears the Signed flag (S) in SREG (status register).
Operation:
(i)
$S \leftarrow 0$

| Syntax: |  |  | Operands: <br> (i) <br> CLS |  | None |
| :--- | :---: | :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | 0 | - | - | - | - |

S: $\quad 0$
Signed flag cleared

## Example:

| add r2,r3 | ; Add r3 to r2 |
| :--- | :--- |
| cls | ; Clear signed flag |

Words: 1 (2 bytes)
Cycles: 1

## CLT - Clear T Flag

## Description:

Clears the T flag in SREG (status register).
Operation:
(i)
$\mathrm{T} \leftarrow 0$

| (i) | Syntax: | Operands:None |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | CLT |  |  |  |
| 16-bit Opcode: |  |  |  |  |
|  | 01 | 0100 | 1110 | 1000 |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| - | 0 | - | - | - | - | - | - |

T: $\quad 0$
T flag cleared

Example:
clt ; Clear T flag

Words: 1 (2 bytes)
Cycles: 1

## CLV - Clear Overflow Flag

## Description:

Clears the Overflow flag (V) in SREG (status register).
Operation:
(i) $\quad \mathrm{V} \leftarrow 0$

| (i) | Syntax: | Operands: |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | CLV |  |  |  |
| 16-bit Opcode: |  |  |  |  |
|  | 01 | 0100 | 1011 | 1000 |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| - | - | - | - | 0 | - | - | - |

V : $\quad 0$
Overflow flag cleared

## Example:

$$
\begin{array}{ll}
\text { add } \quad \text { r2,r3 } & \text {; Add } r 3 \text { to r2 } \\
\text { clv } & \text {; Clear overflow flag }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## CLZ - Clear Zero Flag

## Description:

Clears the Zero flag (Z) in SREG (status register).
Operation:
(i)
$Z \leftarrow 0$

Syntax:
(i) CLZ

Operands:
Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 1001 | 0100 | 1001 | 1000 |
| :--- | :--- | :--- | :--- |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | 0 | - |

Z: 0
Zero flag cleared

## Example:

| add $r 2, r 3$ | ; Add r3 to r2 |
| ---: | :--- |
| clz | ; Clear zero |

Words: 1 (2 bytes)
Cycles: 1

## COM - One's Complement

## Description:

This instruction performs a one's complement of register Rd.
Operation:
(i) $\quad \mathrm{Rd} \leftarrow \$ F F-\mathrm{Rd}$


Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | 0 | $\Leftrightarrow$ | $\Leftrightarrow$ | 1 |

S: $\quad \mathrm{N} \oplus \mathrm{V}$
For signed tests.
V: 0
Cleared.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; Cleared otherwise.
C: 1
Set.
$R$ (Result) equals Rd after the operation.

## Example:

| com r4 | ; Take one's complement of r4 |  |
| :--- | :--- | :--- |
| breq | zero | ; Branch if zero |
| $\ldots$ |  |  |
| zero: nop |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## CP - Compare

## Description:

This instruction performs a compare between two registers Rd and Rr. None of the registers are changed. All conditional branches can be used after this instruction.

## Operation:

(i) $\mathrm{Rd}-\mathrm{Rr}$

Syntax: Operands: Program Counter:
(i) $\mathrm{CPRd}, \mathrm{Rr}$
$0 \leq d \leq 31,0 \leq r \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16-bit Opcode:

| 0001 | 01rd | dddd | rrrr |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: Rd7•Rd7•R7+ Rd7•Rr7 •R7
Set if two's complement overflow resulted from the operation; cleared otherwise.
N: R7
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \overline{\mathrm{Rd} 7} \bullet \mathrm{Rr} 7+\mathrm{Rr} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \bullet \overline{\mathrm{Rd} 7}$
Set if the absolute value of the contents of Rr is larger than the absolute value of Rd ; cleared otherwise.
$R$ (Result) after the operation.

## Example:

| cp r4,r19 | ; Compare r4 with r19 |
| :---: | :--- |
| brne noteq | ; Branch if r4 <> r19 |
| $\ldots$ |  |
| noteq: nop |  |

Words: 1 (2 bytes)
Cycles: 1

## CPC - Compare with Carry

## Description:

This instruction performs a compare between two registers Rd and Rr and also takes into account the previous carry. None of the registers are changed. All conditional branches can be used after this instruction.

Operation:
(i) $\mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$

Syntax: Operands: Program Counter:
(i) $\mathrm{CPC} \mathrm{Rd}, \mathrm{Rr}$
$0 \leq d \leq 31,0 \leq r \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16-bit Opcode:

| 0000 | 01rd | dddd | rrrr |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot R 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: Rd7•Rr7•R7+ Rd7•Rr7 •R7
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \bullet \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0} \cdot \mathrm{Z}$
Previous value remains unchanged when the result is zero; cleared otherwise.
C: $\quad \overline{R d 7} \bullet R r 7+R r 7 \bullet R 7+R 7 \cdot R d 7$
Set if the absolute value of the contents of Rr plus previous carry is larger than the absolute value of Rd ; cleared otherwise.

R (Result) after the operation.

## Example:



Words: 1 (2 bytes)
Cycles: 1

## CPI - Compare with Immediate

## Description:

This instruction performs a compare between register Rd and a constant. The register is not changed. All conditional branches can be used after this instruction.

## Operation:

(i) $\mathrm{Rd}-\mathrm{K}$

## Syntax: Operands: Program Counter:

(i) CPI Rd, K $16 \leq \mathrm{d} \leq 31,0 \leq K \leq 255$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16-bit Opcode:

| 0011 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{~K} 3+\mathrm{K} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \cdot \overline{\mathrm{~K} 7} \bullet \overline{\mathrm{R7}}+\mathrm{Rd7} \cdot \mathrm{~K} 7 \cdot \mathrm{R7}$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \overline{\mathrm{Rd}} \cdot \mathrm{K} 7+\mathrm{K} 7 \cdot \mathrm{R} 7+\mathrm{R} 7 \cdot \overline{\mathrm{Rd} 7}$
Set if the absolute value of K is larger than the absolute value of Rd ; cleared otherwise.
$R$ (Result) after the operation.

## Example:

| cpi | r19,3 | ; Compare r19 with 3 |
| :--- | :--- | :--- |
| brne error | ; Branch if r19<>3 |  |
| $\ldots$ |  | ; Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## CPSE - Compare Skip if Equal

## Description:

This instruction performs a compare between two registers $R d$ and $R r$, and skips the next instruction if $R d=R r$.

## Operation:

(i) If $\mathrm{Rd}=\mathrm{Rr}$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3) else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) CPSE Rd, Rr $0 \leq d \leq 31,0 \leq r \leq 31$
$P C \leftarrow P C+1$, Condition false - no skip
$\mathrm{PC} \leftarrow \mathrm{PC}+2$, Skip a one word instruction
$\mathrm{PC} \leftarrow \mathrm{PC}+3$, Skip a two word instruction

16-bit Opcode:

| 0001 | $00 r d$ | dddd | rrrr |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| inc | $r 4$ | $;$ Increase r4 |
| :--- | :--- | :--- |
| cpse | $r 4, r 0$ | $;$ Compare r4 to r0 |
| neg | $r 4$ | $;$ Only executed if r4<>r0 |
| nop |  | $;$ Continue (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false (no skip)
2 if condition is true (skip is executed) and the instruction skipped is 1 word 3 if condition is true (skip is executed) and the instruction skipped is 2 words

## DEC - Decrement

## Description:

Subtracts one -1- from the contents of register Rd and places the result in the destination register Rd.
The C flag in SREG is not affected by the operation, thus allowing the DEC instruction to be used on a loop counter in mul-tiple-precision computations.
When operating on unsigned values, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}-1$
Syntax: Operands: Program Counter:
(i) DEC Rd $0 \leq \mathrm{d} \leq 31 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 1001 | 010d | dddd | 1010 |
| :--- | :--- | :--- | :--- |

## Status Register and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

S: $\quad \mathrm{N} \oplus \mathrm{V}$
For signed tests.
$\mathrm{V}: \quad \overline{\mathrm{R}} \cdot \mathrm{R} 6 \bullet \mathrm{R} 5 \cdot \mathrm{R} 4 \bullet \mathrm{R} 3 \cdot \mathrm{R} 2 \cdot \mathrm{R} 1 \bullet \mathrm{R} 0$
Set if two's complement overflow resulted from the operation; cleared otherwise. Two's complement overflow occurs if and only if Rd was $\$ 80$ before the operation.
$\mathrm{N}: \quad \mathrm{R7}$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \bullet \overline{\mathrm{R} 6} \bullet \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; Cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

loop: | ldi $r 17, \$ 10$ | $;$ Load constant in r17 |  |
| :--- | :--- | :--- |
| add r1,r2 | $;$ Add r2 to r1 |  |
| dec r17 | $;$ Decrement r17 |  |
| brne loop | $;$ Branch if r17<>0 |  |
| nop |  | $;$ Continue (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## EICALL - Extended Indirect Call to Subroutine

## Description:

Indirect call of a subroutine pointed to by the $Z$ (16 bits) pointer register in the register file and the EIND register in the I/O space. This instruction allows for indirect calls to the entire program memory space. This instruction is not implemented for devices with 2 bytes PC, see ICALL. The stack pointer uses a post-decrement scheme during EICALL.

## Operation:

(i) $\quad \mathrm{PC}(15: 0) \leftarrow \mathrm{Z}(15: 0)$
$\mathrm{PC}(21: 16) \leftarrow$ EIND

| Syntax: | Operands: | Program Counter: | Stack: |
| :--- | :--- | :--- | :--- |
| (i) | NICALL | None | See Operation |
|  |  |  | STACK $\leftarrow \mathrm{PC}+1$ |
|  |  | SP $\leftarrow \mathrm{SP}-3$ (3 bytes, 22 bits) |  |

16-bit Opcode:

| 1001 | 0101 | 0001 | 1001 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| ldi | r16,\$05 ; Set up EIND and $Z$ pointer |
| :--- | :--- |
| out | EIND,r16 |
| ldi | r30,\$00 |
| ldi | r31,\$10 |
| eicall |  |

Words: 1 (2 bytes)
Cycles: 4 (only implemented in devices with 22 bit PC)

## EIJMP - Extended Indirect Jump

## Description:

Indirect jump to the address pointed to by the $Z$ ( 16 bits) pointer register in the register file and the EIND register in the I/O space. This instruction allows for indirect jumps to the entire program memory space.

Operation:
(i) $\mathrm{PC}(15: 0) \leftarrow \mathrm{Z}(15: 0)$
$\mathrm{PC}(21: 16) \leftarrow$ EIND


## Status Register (SREG) and Boolean Formula:

| I | T | H | V | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| ldi | r16,\$05 ; Set up EIND and $Z$ pointer |
| :--- | :--- |
| out | EIND,r16 |
| ldi | r30,\$00 |
| ldi | r31,\$10 |
| eijmp |  |

Words: 1 (2 bytes)
Cycles: 2

## ELPM - Extended Load Program Memory

## Description:

Loads one byte pointed to by the $Z$ register and the RAMPZ register in the I/O space, and places this byte in the destination register Rd. This instruction features a $100 \%$ space effective constant initialization or constant data fetch. The program memory is organized in 16 bit words and the least significant bit of the $Z$ pointer selects either low byte (0) or high byte (1). This instruction can address the entire program memory space. The $Z$ pointer register can either be left unchanged by the operation, or it can be incremented. The incrementation applies to the entire 24-bit concatenation of the RAMPZ and $Z$ pointer registers.
The result of these combinations is undefined:

ELPM r30, Z+
ELPM r31, Z+

## Operation:

(i) $\quad \mathrm{R} 0 \leftarrow($ RAMPZ:Z $)$
(ii) $\quad \mathrm{Rd} \leftarrow(R A M P Z: Z)$
(iii) $\quad$ Rd $\leftarrow(R A M P Z: Z) \quad(R A M P Z: Z) \leftarrow(R A M P Z: Z)+1$

Syntax: Operands:
(i) ELPM
(ii) ELPM Rd, Z
(iii) ELPM Rd, Z+

None, R0 implied
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31$

## Comment:

RAMPZ:Z: Unchanged, R0 implied destination register RAMPZ:Z: Unchanged
RAMPZ:Z: Post incremented

## Program Counter:

$P C \leftarrow P C+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$P C \leftarrow P C+1$

16 bit Opcode:

| (i) | 1001 | 0101 | 1101 | 1000 |
| :--- | :--- | :--- | :--- | :--- |
| (ii) | 1001 | 000 d | dddd | 0110 |
| (iii) | 1001 | 000 d | dddd | 0111 |

## Status Register (SREG) and Boolean Formula:

| 1 | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| clr | r16 | $;$ Clear RAMPZ |
| :--- | :--- | :--- |
| out | RAMPZ, r16 |  |
| clr r31 | $;$ Clear Z high byte |  |
| ldi | $r 30, \$ F 0$ | $;$ Set Z low byte |
| elpm r16, Z+ | $;$ Load constant from program |  |
|  |  | $;$ memory pointed to by RAMPZ:Z (r31:r30) |

Words: 1 (2 bytes)
Cycles: 3

## EOR - Exclusive OR

## Description:

Performs the logical EOR between the contents of register Rd and register Rr and places the result in the destination register Rd.

Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$

Syntax: Operands: Program Counter:
(i) $\mathrm{EOR} \mathrm{Rd}, \mathrm{Rr}$
$0 \leq \mathrm{d} \leq 31,0 \leq r \leq 31$
$P C \leftarrow P C+1$

16-bit Opcode:

| 0010 | 01rd | dddd | rrrr |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | 0 | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: $\quad 0$
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.
Example:
eor r4,r4 ; Clear r4
eor r0,r22 ; Bitwise exclusive or between r0 and r22

Words: 1 (2 bytes)
Cycles: 1

## ESPM - Extended Store Program Memory

## Description:

ESPM can be used to erase a page in the program memory, to write a page in the program memory (that is already erased), and to set boot loader lock bits. In some devices, the program memory can be written one word at a time, in other devices an entire page can be programmed simultaneously after first filling a temporary page buffer. In all cases, the program memory must be erased one page at a time. When erasing the program memory, the RAMPZ and $Z$ registers are used as page address. When writing the program memory, the RAMPZ and $Z$ registers are used as page or word address, and the R1:R0 register pair is used as data. When setting the boot loader lock bits, the R1:R0 register pair is used as data. Refer to the device documentation for detailed description of ESPM usage. This instruction can address the entire program memory.

## Operation:

(i) $\quad($ RAMPZ:Z $) \leftarrow \$$ ffff
(ii) $\quad($ RAMPZ:Z $) \leftarrow R 1: R 0$
(iii) $\quad(R A M P Z: Z) \leftarrow R 1: R 0$
(iv) $\quad(R A M P Z: Z) \leftarrow T E M P$
(v) $\quad$ BLBITS $\leftarrow R 1: R 0$

Syntax: Operands:
(i)-(v) ESPM

None

## Comment:

Erase program memory page
Write program memory word
Write temporary page buffer
Write temporary page buffer to program memory
Set boot loader lock bits
Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 1001 | 0101 | 1111 | 1000 |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

```
; This example shows ESPM write of one word for devices with page write
clr r31 ; Clear Z high byte
clr r30 ; Clear z low byte
ldi r16,$F0 ; Load RAMPZ register
out RAMPZ, r16 ;
ldi r16, $CF ; Load data to store
mov r1, r16
ldi r16, $FF
mov r0, r16
ldi r16,$03 ; Enable ESPM, erase page
out SPMCR, r16 ;
espm ;
ldi r16,$01 ; Enable ESPM, store R1:R0 to temporary buffer
out SPMCR, r16 ;
espm 
ldi r16,$05 ; Enable ESPM, write page
out SPMCR, r16 ;
espm ;
```

Words: 1 (2 bytes)

Cycles: depends on the operation

## FMUL - Fractional Multiply Unsigned

## Description:

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit unsigned multiplication and shifts the result one bit left.

| Rd |  | Rr |  | R1 | R0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplicand | $\times$ | Multiplier | $\rightarrow$ | Product High | Product Low |
| 8 |  | 8 |  |  |  |

Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1+N2).(Q1+Q2)). For signal processing applications, the format (1.7) is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMUL instruction incorporates the shift operation in the same number of cycles as MUL.
The multiplicand Rd and the multiplier Rr are two registers containing unsigned fractional numbers where the implicit radix point lies between bit 6 and bit 7 . The 16 -bit unsigned fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

Operation:
(i) $\quad \mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \mathrm{Rr} \quad$ (unsigned (1.15) $\leftarrow$ unsigned (1.7) $\times$ unsigned (1.7))

Syntax: Operands: Program Counter:
(i) $F M U L$ Rd, Rr $16 \leq d \leq 23,16 \leq r \leq 23 \quad P C \leftarrow P C+1$

16-bit Opcode:

| 0000 | 0011 | 0ddd | 1rrr |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ |

C: R16
Set if bit 15 of the result before left shift is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \cdot \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \bullet \overline{\mathrm{R} 6} \bullet \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise.
$R$ (Result) equals $R 1, R 0$ after the operation.

## Example:

```
fmul r23,r22 ; Multiply unsigned r23 and r22 in (1.7) format, result in (1.15) format
movw r22,r0 ; Copy result back in r23:r22
```

Words: 1 (2 bytes)
Cycles: 2

## FMULS - Fractional Multiply Signed

## Description:

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit signed multiplication and shifts the result one bit left.


Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1+N2).(Q1+Q2)). For signal processing applications, the format (1.7) is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMULS instruction incorporates the shift operation in the same number of cycles as MULS.
The multiplicand Rd and the multiplier Rr are two registers containing signed fractional numbers where the implicit radix point lies between bit 6 and bit 7 . The 16-bit signed fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

## Operation:

(i) $\quad \mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \mathrm{Rr} \quad$ (signed (1.15) $\leftarrow \operatorname{signed}(1.7) \times$ signed (1.7))

## Syntax: Operands: Program Counter:

(i) FMUL Rd,Rr $16 \leq \mathrm{d} \leq 23,16 \leq r \leq 23 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

## 16-bit Opcode:

| 0000 | 0011 | 1ddd | $0 r r r$ |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N | Z |  | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ |  |

C: R16
Set if bit 15 of the result before left shift is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \bullet \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \bullet \overline{\mathrm{R} 6} \bullet \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \bullet \overline{\mathrm{R} 2} \bullet \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise.
$R$ (Result) equals R1,R0 after the operation.

## Example:

```
fmuls r23,r22 ; Multiply signed r23 and r22 in (1.7) format, result in (1.15) format
movw r22,r0 ; Copy result back in r23:r22
```

Words: 1 (2 bytes)
Cycles: 2

## FMULSU - Fractional Multiply Signed with Unsigned

## Description:

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit signed multiplication and shifts the result one bit left.


Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1+N2).(Q1+Q2)). For signal processing applications, the format (1.7) is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMULSU instruction incorporates the shift operation in the same number of cycles as MULSU.
The multiplicand Rd and the multiplier Rr are two registers containing fractional numbers where the implicit radix point lies between bit 6 and bit 7 . The multiplicand Rd is a signed fractional number, and the multiplier Rr is an unsigned fractional number. The 16-bit signed fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

## Operation:

(i) $\quad \mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \mathrm{Rr} \quad$ (signed (1.15) $\leftarrow$ signed (1.7) $\times$ unsigned (1.7))
Syntax: Operands: Program Counter:
(i) FMULSU Rd,Rr $16 \leq \mathrm{d} \leq 23,16 \leq r \leq 23 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 0000 | 0011 | 1 ddd | $1 r r r$ |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ |

C: R16
Set if bit 15 of the result before left shift is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \cdot \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \bullet \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise.
$R$ (Result) equals R1,R0 after the operation.

## Example:

```
fmulSU r23,r22 ; Multiply signed r23 with unsigned r22 in (1.7) format, signed result in (1.15) format
movw r22,r0 ; Copy result back in r23:r22
```

Words: 1 (2 bytes)
Cycles: 2

## ICALL - Indirect Call to Subroutine

## Description:

Indirect call of a subroutine pointed to by the $Z$ (16 bits) pointer register in the register file. The $Z$ pointer register is 16 bits wide and allows call to a subroutine within the lowest 64 K words ( 128 K bytes) section in the program memory space. The stack pointer uses a post-decrement scheme during ICALL.

## Operation:

(i) $\mathrm{PC}(15: 0) \leftarrow \mathrm{Z}(15: 0) \quad$ Devices with 16 bits $\mathrm{PC}, 128 \mathrm{~K}$ bytes program memory maximum.
(ii) $\mathrm{PC}(15: 0) \leftarrow \mathrm{Z}(15: 0) \quad$ Devices with 22 bits $\mathrm{PC}, 8 \mathrm{M}$ bytes program memory maximum.
$\mathrm{PC}(21: 16) \leftarrow 0$
Syntax: Operands: Program Counter: Stack:
(i) ICALL None
(ii) ICALL None

See Operation
STACK $\leftarrow P C+1$
$S P \leftarrow$ SP - 2 (2 bytes, 16 bits)
See Operation
STACK $\leftarrow \mathrm{PC}+1$
$\mathrm{SP} \leftarrow \mathrm{SP}$ - 3 (3 bytes, 22 bits)
16-bit Opcode:

| 1001 | 0101 | 0000 | 1001 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

## Example:

$$
\begin{array}{ll}
\text { mov } \quad \text { r30,r0 } & \text {; Set offset to call table } \\
\text { icall } & \text {; Call routine pointed to by r31:r30 }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 3 devices with 16 bit PC
4 devices with 22 bit PC

## IJMP - Indirect Jump

## Description:

Indirect jump to the address pointed to by the $Z$ ( 16 bits) pointer register in the register file. The $Z$ pointer register is 16 bits wide and allows jump within the lowest 64 K words ( 128 K bytes) section of program memory.

## Operation:

(i) $\mathrm{PC} \leftarrow \mathrm{Z}(15: 0) \quad$ Devices with 16 bits $\mathrm{PC}, 128 \mathrm{~K}$ bytes program memory maximum.
(ii) $\mathrm{PC}(15: 0) \leftarrow \mathrm{Z}(15: 0) \quad$ Devices with 22 bits $\mathrm{PC}, 8 \mathrm{M}$ bytes program memory maximum.
$\mathrm{PC}(21: 16) \leftarrow 0$

|  | Syntax: | Operands: | Program Counter: | Stack: |
| :--- | :--- | :--- | :--- | :--- |
| (i),(ii) | IJMP | None | See Operation | Not Affected |

16-bit Opcode:

| 1001 | 0100 | 0000 | 1001 |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example

```
mov r30,r0 ; Set offset to jump table
    ijmp ; Jump to routine pointed to by r31:r30
```

Words: 1 (2 bytes)
Cycles: 2

## IN - Load an I/O Location to Register

## Description:

Loads data from the I/O Space (Ports, Timers, Configuration registers etc.) into register Rd in the register file.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{I} / \mathrm{O}(\mathrm{A})$

|  | Syntax: |  | Operands: |  | Program Counter: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) |  |  | $0 \leq$ | 1, $0 \leq$ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| 16-bit Opcode: |  |  |  |  |  |
|  | 1011 | OAAd | dddd | AAAA |  |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

| in | r25,\$16 | ; Read Port B |
| :--- | :--- | :--- |
| cpi | r25,4 | ; Compare read value to constant |
| breq | exit | ; Branch if r25=4 |
| ... |  |  |
| exit: nop |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## INC - Increment

## Description:

Adds one -1 - to the contents of register Rd and places the result in the destination register Rd.
The C flag in SREG is not affected by the operation, thus allowing the INC instruction to be used on a loop counter in mul-tiple-precision computations.
When operating on unsigned numbers, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}+1$

Syntax: Operands: Program Counter:
(i) INC Rd

$$
0 \leq d \leq 31
$$

$$
\mathrm{PC} \leftarrow \mathrm{PC}+1
$$

16-bit Opcode:

| 1001 | 010 d | dddd | 0011 |
| :---: | :---: | :---: | :---: |

## Status Register and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | - |

S: $\quad \mathrm{N} \oplus \mathrm{V}$
For signed tests.
$\mathrm{V}: \quad \mathrm{R} 7 \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if two's complement overflow resulted from the operation; cleared otherwise. Two's complement overflow occurs if and only if Rd was $\$ 7 \mathrm{~F}$ before the operation.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; Cleared otherwise.
$R$ (Result) equals Rd after the operation.
Example:

| loop: | clr inc | r22 |
| :--- | :--- | :--- |$\quad$| ; clear r22 |
| :--- |
| $\ldots$ |

Words: 1 (2 bytes)
Cycles: 1

## JMP - Jump

## Description:

Jump to an address within the entire 4M (words) program memory. See also RJMP.
Operation:
(i) $\quad \mathrm{PC} \leftarrow \mathrm{k}$

|  | Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- | :--- | Stack:

32-bit Opcode:

| 1001 | 010 k | kkkk | 110 k |
| :--- | :--- | :--- | :--- |
| kkkk | kkkk | kkkk | kkkk |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

| mov | r1,r0 | ; Copy r0 to r1 |
| ---: | :--- | :--- |
| jmp | farplc | ; Unconditional jump |
| $\ldots$ |  |  |
| farplc: nop |  | Jump destination (do nothing) |

Words: 2 (4 bytes)
Cycles: 3

## LD - Load Indirect from data space to Register using Index X

## Description:

Loads one byte indirect from the data space to a register. For parts with SRAM, the data space consists of the register file, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.
The data location is pointed to by the X ( 16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPX in register in the I/O area has to be changed.
The X pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and stack pointer usage of the X pointer register. Note that only the low byte of the $X$ pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPX register in the I/O area is updated in parts with more than 64 K bytes data space.
The result of these combinations is undefined:
LD r26, X+
LD r27, X+
LD 2 26, -X
LD r27, -X

## Using the $X$ pointer:

Operation:
(i) $\quad \mathrm{Rd} \leftarrow(\mathrm{X})$
(ii) $\quad \mathrm{Rd} \leftarrow(\mathrm{X})$
$X \leftarrow X+1$
(iii) $\quad X \leftarrow X-1$
$\mathrm{Rd} \leftarrow(\mathrm{X})$
Syntax: Operands:
(i) LD Rd, $\mathrm{X} \quad 0 \leq \mathrm{d} \leq 31$
(ii) LD Rd, $X_{+} \quad 0 \leq d \leq 31$
(iii) LD Rd, -X $0 \leq \mathrm{d} \leq 31$

## Comment:

X: Unchanged
X: Post incremented
X: Pre decremented

## Program Counter:

$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$P C \leftarrow P C+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| (i) | 1001 | 000 d | dddd | 1100 |
| :---: | :---: | :---: | :---: | :---: |
| (ii) | 1001 | 000 d | dddd | 1101 |
| (iii) | 1001 | 000d | dddd | 1110 |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

| clr | r27 | $;$ Clear $X$ high byte |
| :--- | :--- | :--- |
| ldi | $r 26, \$ 60$ | $;$ Set $X$ low byte to $\$ 60$ |
| ld | $r 0, X+$ | $;$ Load r0 with data space loc. $\$ 60$ (X post inc) |
| ld | $r 1, X$ | $;$ Load r1 with data space loc. $\$ 61$ |
| ldi | $r 26, \$ 63$ | $;$ Set $X$ low byte to $\$ 63$ |
| ld | $r 2, X$ | $;$ Load r2 with data space loc. $\$ 63$ |
| ld | $r 3,-X$ | $;$ Load r3 with data space loc. $\$ 62(X$ pre dec) |

Words: 1 (2 bytes)
Cycles: 2

## LD (LDD) - Load Indirect from data space to Register using Index Y

## Description:

Loads one byte indirect with or without displacement from the data space to a register. For parts with SRAM, the data space consists of the register file, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.
The data location is pointed to by the Y (16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPY in register in the I/O area has to be changed.
The Y pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and stack pointer usage of the Y pointer register. Note that only the low byte of the $Y$ pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPY register in the I/O area is updated in parts with more than 64 K bytes data space, and the displacement is added to the entire 24 -bit address on such devices.
The result of these combinations is undefined:
LD r28, Y+
LD r29, Y+
LD r28, -Y
LD r29, -Y
Using the Y pointer:

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow(\mathrm{Y})$
(ii) $\quad \mathrm{Rd} \leftarrow(\mathrm{Y}) \quad \mathrm{Y} \leftarrow \mathrm{Y}+1$
(iii) $\quad Y \leftarrow Y-1$
$\mathrm{Rd} \leftarrow(\mathrm{Y})$
(iiii) $\quad \mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$
Syntax:
(i) LD Rd, Y $0 \leq \mathrm{d} \leq 31$
(ii) LD Rd, $\mathrm{Y}_{+} \quad 0 \leq \mathrm{d} \leq 31$
(iii) LD Rd, $-\mathrm{Y} \quad 0 \leq \mathrm{d} \leq 31$
(iiii) LDD Rd, $\mathrm{Y}+\mathrm{q} \quad 0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{q} \leq 63$

## Comment:

Y: Unchanged
Y: Post incremented
Y: Pre decremented
Y: Unchanged, q: Displacement

## Program Counter:

$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| (i) | 1000 | 000 d | dddd | 1000 |
| :--- | :--- | :--- | :--- | :--- |
| (ii) | 1001 | 000 d | dddd | 1001 |
| (iii) | 1001 | 000 d | dddd | 1010 |
| (iiii) | $10 q 0$ | qq0d | dddd | 1 1qqq |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:



Words: 1 (2 bytes)
Cycles: 2

## LD (LDD) - Load Indirect From data space to Register using Index Z

## Description:

Loads one byte indirect with or without displacement from the data space to a register. For parts with SRAM, the data space consists of the register file, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.
The data location is pointed to by the $Z$ ( 16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPZ in register in the I/O area has to be changed.
The $Z$ pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for stack pointer usage of the $Z$ pointer register, however because the $Z$ pointer register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y pointer as a dedicated stack pointer. Note that only the low byte of the $Z$ pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ register in the I/O area is updated in parts with more than 64 K bytes data space, and that the displacement is added to the entire 24 -bit address on such devices. For devices with more than 64 K bytes program memory and up to 64 K bytes data memory, the RAMPZ register is only used by the ELPM and ESPM instructions. Hence, RAMPZ is not affected by the ST instruction.
For using the $Z$ pointer for table lookup in program memory see the LPM and ELPM instructions.
The result of these combinations is undefined:

LD r30, Z+
LD r31, Z+
LD r30, -Z
LD r31, -Z
Using the $\mathbf{Z}$ pointer:

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow(\mathrm{Z})$
(ii) $\quad \mathrm{Rd} \leftarrow(\mathrm{Z})$
(iii) $\quad Z \leftarrow Z-1$
$R d \leftarrow(Z+q)$
Syntax:
(i) LD Rd, Z
(ii) LD Rd, $\mathrm{Z}_{+}$
(iii) LD Rd, -Z
(iiii) LDD Rd, $Z+q$

## Comment:

$$
Z \leftarrow Z+1
$$

$R d \leftarrow(Z)$

Operands:
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31$
$0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{q} \leq 63$

Z: Unchanged
Z: Post increment
Z: Pre decrement
Z: Unchanged, q: Displacement

## Program Counter:

$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$P C \leftarrow P C+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| (i) | 1000 | 000 d | dddd | 0000 |
| :--- | :--- | :--- | :--- | :--- |
| (ii) | 1001 | 000 d | dddd | 0001 |
| (iii) | 1001 | 000 d | dddd | 0010 |
| (iiii) | 10 q 0 | qq0d | dddd | 0qqq |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |

## Example:



Words: 1 (2 bytes)
Cycles: 2

## LDI - Load Immediate

## Description:

Loads an 8 bit constant directly to register 16 to 31 .
Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{K}$
(i) LDI Rd,K $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

Program Counter:

16-bit Opcode:

| 1110 | KKKK | dddd | KKKK |
| ---: | ---: | ---: | ---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| clr | r31 | $;$ Clear Z high byte |
| :--- | :--- | :--- |
| ldi | $r 30, \$ F 0$ | $;$ Set Z low byte to \$F0 |
| lpm |  | $;$ Load constant from program |
|  |  | memory pointed to by Z |

Words: 1 (2 bytes)
Cycles: 1

## LDS - Load Direct from data space

## Description:

Loads one byte from the data space to a register. For parts with SRAM, the data space consists of the register file, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.
A 16 -bit address must be supplied. Memory access is limited to the current data segment of 64 K bytes. The LDS instruction uses the RAMPD register to access memory above 64K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPD in register in the I/O area has to be changed.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow(\mathrm{k})$

Syntax:
(i) LDS Ra,k

Operands:
$0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{k} \leq 65535$

Program Counter:
$P C \leftarrow P C+2$

32-bit Opcode:

| 1001 | 000 d | dddd | 0000 |
| :---: | :---: | :---: | :---: |
| kkkk | kkkk | kkkk | kkkk |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

```
lds r2,$FF00 ; Load r2 with the contents of data space location $FF00
add r2,r1 ; add r1 to r2
sts $FF00,r2 ; Write back
```

Words: 2 (4 bytes)
Cycles: 2

## LPM - Load Program Memory

## Description:

Loads one byte pointed to by the Z register into the destination register Rd. This instruction features a $100 \%$ space effective constant initialization or constant data fetch. The program memory is organized in 16 bit words and the least significant bit of the $Z$ pointer selects either low byte (0) or high byte (1). This instruction can address the first 64K bytes (32K words) of program memory. The $Z$ pointer register can either be left unchanged by the operation, or it can be incremented. The incrementation does not apply to the RAMPZ register.
The result of these combinations is undefined:

LPM r30, Z+
LPM r31, Z+

|  | Operation: | Comment: |
| :--- | :--- | :--- |
| (i) | $R 0 \leftarrow(Z)$ |  |
| (ii) | $R d \leftarrow(Z)$ |  |
| (iii) | $R d \leftarrow(Z)$ | $Z \leftarrow Z+1$ |
|  |  |  |
|  | Syntax: Unchanged, R0 implied destination register |  |
| (i) | LPM | Operands: |
| (ii) | LPM Rd, $Z$ | None, R0 implied |
| (iii) | LPM Rd, Z+ | $0 \leq d \leq 31$ |

16-bit Opcode:

| (i) | 1001 | 0101 | 1100 | 1000 |
| :--- | :--- | :--- | :--- | :--- |
| (ii) | 1001 | 000 d | dddd | 0100 |
| (iii) | 1001 | 000 d | dddd | 0101 |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

$$
\begin{array}{lll}
\text { clr r31 } & ; \text { Clear Z high byte } \\
\text { ldi r30,\$F0 } & ; \text { Set Z low byte } \\
\text { lpm } & & ; \text { Load constant from program } \\
& & ; \text { memory pointed to by Z (r31:r30) }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 3

## LSL - Logical Shift Left

## Description:

Shifts all bits in Rd one place to the left. Bit 0 is cleared. Bit 7 is loaded into the $C$ flag of the SREG. This operation effectively multiplies signed and unsigned values by two.

## Operation:

(i)


| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | LSL Rd | $0 \leq d \leq 31$ |

16-bit Opcode: (see ADD Rd,Rd)

| 0000 | $11 d d$ | dddd | dddd |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

H: Rd3
$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{N} \oplus \mathrm{C}$ (For N and C after the shift)
N: R7
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R}} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \operatorname{Rd} 7$
Set if, before the shift, the MSB of Rd was set; cleared otherwise.
$R$ (Result) equals Rd after the operation.
Example:

| add | $r 0, r 4$ | ; Add r4 to r0 |
| :--- | :--- | :--- |
| lsl | $r 0$ | ; Multiply r0 by 2 |

Words: 1 (2 bytes)
Cycles: 1

## LSR - Logical Shift Right

## Description:

Shifts all bits in Rd one place to the right. Bit 7 is cleared. Bit 0 is loaded into the $C$ flag of the SREG. This operation effectively divides an unsigned value by two. The C flag can be used to round the result.

## Operation:



| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| (i) | $0 \leq \mathrm{dSR} \mathrm{Rd} \leq 31$ | Program Counter: |
| 16-bit Opcode: |  |  |
|  |  |  |
| 1001 | 010 d | dddd |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | 0 | $\Leftrightarrow$ | $\Leftrightarrow$ |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{N} \oplus \mathrm{C}$ (For N and C after the shift)
$\mathrm{N}: \quad 0$
Z: $\quad \overline{\mathrm{R} 7} \bullet \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \bullet \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is \$00; cleared otherwise.
C: $\quad$ Rd0
Set if, before the shift, the LSB of Rd was set; cleared otherwise.
$R$ (Result) equals Rd after the operation.
Example:

| add | $r 0, r 4$ | $;$ Add r4 to r0 |
| :--- | :--- | :--- |
| lsr | ro | $;$ Divide ro by 2 |

Words: 1 (2 bytes)
Cycles: 1

## MOV - Copy Register

## Description:

This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr .

Operation:
(i) $\quad R d \leftarrow R r$

|  | Syntax: |  | Operands: |  | Program Counter: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) |  | d,Rr |  | $31,0 \leq$ | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
|  | 16-bit Opcode: |  |  |  |  |
|  | 0010 | 11rd | dddd | rrrr |  |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| mov | r16,r0 | ; Copy r0 to r16 |  |
| :--- | :--- | :--- | :--- |
| call | check | ; Call subroutine |  |
| check: | cpi |  |  |
|  | $\ldots 16, \$ 11$ | ; Compare r16 to $\$ 11$ |  |
|  | ret |  |  |
|  |  | ; Return from subroutine |  |

Words: 1 (2 bytes)
Cycles: 1

## MOVW - Copy Register Word

## Description:

This instruction makes a copy of one register pair into another register pair. The source register pair $\mathrm{Rr}+1: \mathrm{Rr}$ is left unchanged, while the destination register pair $R d+1: R d$ is loaded with a copy of $R r+1: R r$.

## Operation:

(i) $\quad \mathrm{Rd}+1: \mathrm{Rd} \leftarrow \mathrm{Rr}+1: \mathrm{Rr}$

Syntax: Operands: Program Counter:
(i) MOVW Rd, $\operatorname{Rr} \quad d \in\{0,2, \ldots, 30\}, r \in\{0,2, \ldots, 30\} \quad P C \leftarrow P C+1$

16-bit Opcode:
0000
0001

| dddd | rrrr |
| :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

|  | $\begin{aligned} & \text { movw } \\ & \text { call } \end{aligned}$ | $r 16, r 0$ <br> check | ; | Copy r1:r0 to r17:r16 Call subroutine |
| :---: | :---: | :---: | :---: | :---: |
| check: | cpi | r16,\$11 | ; | Compare r16 to \$11 |
|  | cpi | r17, \$32 | ; | Compare r17 to \$32 |
|  | ret |  |  | Return from subroutine |

Words: 1 (2 bytes)
Cycles: 1

## MUL - Multiply Unsigned

## Description:

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit unsigned multiplication.

| Rd |  | Rr | $\rightarrow$ | R1 | R0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplicand | $\times$ | Multiplier |  | Product High | Product Low |
| 8 |  | 8 |  | 16 |  |

The multiplicand Rd and the multiplier Rr are two registers containing unsigned numbers. The 16 -bit unsigned product is placed in R1 (high byte) and R0 (low byte). Note that if the multiplicand or the multiplier is selected from R0 or R1 the result will overwrite those after multiplication.

Operation:
(i) $\quad \mathrm{R} 1: \mathrm{R} 0 \leftarrow \mathrm{Rd} \times \mathrm{Rr} \quad$ (unsigned $\leftarrow$ unsigned $\times$ unsigned)

Syntax: Operands: Program Counter:
(i) MUL Rd, Rr
$0 \leq d \leq 31,0 \leq r \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16-bit Opcode:

| 1001 | 11rd | dddd | rrrr |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formulae:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ |

C: R15
Set if bit 15 of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \bullet \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \bullet \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \bullet \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise.
$R$ (Result) equals R1,R0 after the operation.

## Example:

```
mul r5,r4 ; Multiply unsigned r5 and r4
movw r4,r0 ; Copy result back in r5:r4
```

Words: 1 (2 bytes)
Cycles: 2

## MULS - Multiply Signed

## Description:

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit signed multiplication.


The multiplicand Rd and the multiplier Rr are two registers containing signed numbers. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

## Operation:

(i) $\quad$ R1:R0 $\leftarrow \operatorname{Rd} \times \operatorname{Rr} \quad$ (signed $\leftarrow$ signed $\times$ signed)

Syntax: Operands: Program Counter:
(i) MULS Rd, Rr $16 \leq d \leq 31,16 \leq r \leq 31 \quad P C \leftarrow P C+1$

16-bit Opcode:
$0000 \quad 0010$
dddd $\quad$ rrrr

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z |  | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ |  |

C: R15
Set if bit 15 of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \cdot \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is \$0000; cleared otherwise.
$R$ (Result) equals R1,R0 after the operation.

## Example:

```
muls r21,r20 ; Multiply signed r21 and r20
movw r20,r0 ; Copy result back in r21:r20
```

Words: 1 (2 bytes)
Cycles: 2

## MULSU - Multiply Signed with Unsigned

## Description:

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit multiplication of a signed and an unsigned number.


The multiplicand Rd and the multiplier Rr are two registers. The multiplicand Rd is a signed number, and the multiplier Rr is unsigned. The 16 -bit signed product is placed in R1 (high byte) and R0 (low byte).

## Operation:

(i) $\quad \mathrm{R} 1: \mathrm{RO} \leftarrow \mathrm{Rd} \times \mathrm{Rr} \quad$ (signed $\leftarrow$ signed $\times$ unsigned)
Syntax: Operands: Program Counter:
(i) MULSU Rd, Rr $16 \leq \mathrm{d} \leq 23,16 \leq r \leq 23 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 0000 | 0011 | $0 d d d$ | $0 r r r$ |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ |

C: R15
Set if bit 15 of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \bullet \overline{\mathrm{R} 11} \cdot \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \bullet \overline{\mathrm{R} 8} \bullet \overline{\mathrm{R} 7} \bullet \overline{\mathrm{R} 6} \bullet \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \bullet \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$ Set if the result is $\$ 0000$; cleared otherwise.
$R$ (Result) equals R1,R0 after the operation.

## Example:

```
mulsu r21,r20 ; Multiply signed r21 with unsigned r20, signed result
movw r20,r0 ; Copy result back in r21:r20
```

Words: 1 (2 bytes)
Cycles: 2

## NEG - Two's Complement

## Description:

Replaces the contents of register Rd with its two's complement; the value $\$ 80$ is left unchanged.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \$ 00-\mathrm{Rd}$

| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| (i) | $0 \leq \mathrm{d} \leq 31$ | Program Counter: |
| 16-bit Opcode: |  |  |
|  |  |  |
| 1001 | 010 d | dddd |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

H: $\quad$ R3 + Rd3
Set if there was a borrow from bit 3; cleared otherwise

S: $\quad \mathrm{N} \oplus \mathrm{V}$
For signed tests.
$\mathrm{V}: \quad \mathrm{R} 7 \bullet \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \bullet \overline{\mathrm{R} 2} \bullet \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if there is a two's complement overflow from the implied subtraction from zero; cleared otherwise. A two's complement overflow will occur if and only if the contents of the Register after operation (Result) is $\$ 80$.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R}} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; Cleared otherwise.
$\mathrm{C}: \quad \mathrm{R} 7+\mathrm{R} 6+\mathrm{R} 5+\mathrm{R} 4+\mathrm{R} 3+\mathrm{R} 2+\mathrm{R} 1+\mathrm{R} 0$
Set if there is a borrow in the implied subtraction from zero; cleared otherwise. The $C$ flag will be set in all cases except when the contents of Register after operation is $\$ 00$.
$R$ (Result) equals Rd after the operation.

## Example:

| sub r11,r0 | ; Subtract r0 from r11 |  |
| :--- | :--- | :--- |
| brpl positive | ; Branch if result positive |  |
| neg r11 | ; Take two's complement of r11 |  |
| positive: | nop |  |

Words: 1 (2 bytes)
Cycles: 1

NOP - No Operation

## Description:

This instruction performs a single cycle No Operation.

|  | Operation: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (i) | No |  |  |  |  |
|  | Syntax: |  | Operands: |  | Program Counter: |
| (i) | NOP |  | None |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
|  | 16-bit Opcode: |  |  |  |  |
|  | 0000 | 0000 | 0000 | 0000 |  |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

| clr | r16 | ; Clear r16 |
| :--- | :--- | :--- |
| ser | r17 | ; Set r17 |
| out | $\$ 18, r 16$ | ; Write zeros to Port B |
| nop |  | ; Wait (do nothing) |
| out | $\$ 18, r 17$ | ; Write ones to Port B |

Words: 1 (2 bytes)
Cycles: 1

## OR - Logical OR

## Description:

Performs the logical OR between the contents of register Rd and register Rr and places the result in the destination register Rd.

Operation:
(i) $\quad \mathrm{Rd} \leftarrow R d v \mathrm{Rr}$

Syntax: Operands: Program Counter:
(i) OR Rd, Rr
$0 \leq \mathrm{d} \leq 31,0 \leq r \leq 31$
$P C \leftarrow P C+1$

16-bit Opcode:
0010 10rd

| dddd | rrrr |
| :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | 0 | $\Leftrightarrow$ | $\Leftrightarrow$ | - |  |

$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.

V: $\quad 0$
Cleared

N: R7
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R}} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

| or | r15,r16 | ; Do bitwise or between registers |
| :--- | :--- | :--- |
| bst | r15,6 | ; Store bit 6 of r15 in $T$ flag |
| brts ok | ; Branch if $T$ flag set |  |
|  | $\cdots$ |  |
| ok: nop |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## ORI - Logical OR with Immediate

## Description:

Performs the logical OR between the contents of register Rd and a constant and places the result in the destination register Rd.

Operation:
(i) $\quad \mathrm{Rd} \leftarrow R d \vee K$

Syntax: Operands: Program Counter:
(i) ORI Rd,K $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 0110 | KKKk | dddd | KKkK |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | 0 | $\Leftrightarrow$ | $\Leftrightarrow$ | - |  |

$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V : 0
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.
Example:

$$
\begin{array}{lll}
\text { ori } & r 16, \$ F 0 & ; \text { Set high nibble of r16 } \\
\text { ori } & r 17,1 & ; \text { Set bit } 0 \text { of r17 }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

## OUT - Store Register to I/O Location

## Description:

Stores data from register Rr in the register file to I/O Space (Ports, Timers, Configuration registers etc.).
Operation:
(i) $\quad \mathrm{I} / \mathrm{O}(\mathrm{A}) \leftarrow \mathrm{Rr}$

| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| (i) | $0 \leq r \leq 31,0 \leq \mathrm{A} \leq 63$ | Program Counter: |
|  |  |  |
| 16-bit Opcode: |  |  |
| 1011 | 1AAr | rrrr |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

| clr r16 | ; Clear r16 |  |
| :--- | :--- | :--- |
| ser r17 | ; Set r17 |  |
| out $\$ 18, r 16$ | ; Write zeros to Port B |  |
| nop |  | ; Wait (do nothing) |
| out $\$ 18, r 17$ | ; Write ones to Port B |  |

Words: 1 (2 bytes)
Cycles: 1

## POP - Pop Register from Stack

## Description:

This instruction loads register Rd with a byte from the STACK. The stack pointer is pre-incremented by 1 before the POP.

| (i) | Operation: |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Rd $\leftarrow$ STACK |  |  |  |  |  |
|  |  | Syntax: | Ope |  | Program Counter: | Stack: |
| (i) |  | POP Rd |  |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ | $\mathrm{SP} \leftarrow \mathrm{SP}+1$ |
| 16-bit Opcode: |  |  |  |  |  |  |
|  | 1001 | 1 000d | dddd | 1111 |  |  |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

|  | call routine | ; Call subroutine |  |
| :--- | :--- | :--- | :--- |
| routine: | $\ldots$ |  |  |
|  | push | push | r13 |$\quad$; Save r14 on the stack

Words: 1 (2 bytes)
Cycles: 2

## PUSH - Push Register on Stack

## Description:

This instruction stores the contents of register Rr on the STACK. The stack pointer is post-decremented by 1 after the PUSH.


## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example

|  | call routine ; Call subroutine |  |  |
| :--- | :--- | :--- | :--- |
| routine: | push | r14 | ; Save r14 on the stack |
| push | r13 | ; Save r13 on the stack |  |
|  | $\ldots$ |  |  |
| pop | r13 | ; Restore r13 |  |
| pop | r14 | ; Restore r14 |  |
|  | ret |  | ; Return from subroutine |

Words: 1 (2 bytes)
Cycles: 2

## RCALL - Relative Call to Subroutine

## Description:

Relative call to an address within PC $-2 \mathrm{~K}+1$ and $\mathrm{PC}+2 \mathrm{~K}$ (words). The return address (the instruction after the RCALL) is stored onto the stack. (See also CALL). In the assembler, labels are used instead of relative operands. For AVR microcontrollers with program memory not exceeding 4 K words ( 8 K bytes) this instruction can address the entire memory from every address location. The stack pointer uses a post-decrement scheme during RCALL.

## Operation:

(i) $\quad \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1 \quad$ Devices with 16 bits $\mathrm{PC}, 128 \mathrm{~K}$ bytes program memory maximum.
(ii) $\quad \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1 \quad$ Devices with 22 bits $\mathrm{PC}, 8 \mathrm{M}$ bytes program memory maximum.

Syntax: Operands:
(i) RCALL $k \quad-2 K \leq k<2 K$
(ii) RCALL $\mathrm{k} \quad-2 \mathrm{~K} \leq \mathrm{k}<2 \mathrm{~K}$

Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$
$P C \leftarrow P C+k+1$
STACK $\leftarrow \mathrm{PC}+1$
SP $\leftarrow$ SP - 3 (3 bytes, 22 bits)

16-bit Opcode:

| 1101 | kkkk | kkkk | kkkk |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

|  | rcall routine | ; Call subroutine |
| :--- | :--- | :--- |
| routine: | push | r14 |
|  | $\ldots$ | ; Save r14 on the stack |
|  | pop | r14 |
|  |  | ; Restore r14 |
|  |  |  |

Words: 1 (2 bytes)
Cycles: 3 devices with 16 -bit PC 4 devices with 22-bit PC

## RET - Return from Subroutine

## Description:

Returns from subroutine. The return address is loaded from the STACK. The stack pointer uses a pre-increment scheme during RET.

## Operation:

$\begin{array}{ll}\text { (i) } & \mathrm{PC}(15: 0) \leftarrow \text { STACK } \\ \text { (ii) } & \mathrm{PC}(21: 0) \leftarrow \text { DTACK } \\ \text { Devices with } 16 \text { bits PC, } 128 \mathrm{~K} \text { bytes program memory maximum } . \\ \text { Devices with } 22 \text { bits PC, 8M bytes program memory maximum. }\end{array}$

|  | Syntax: | Operands: | Program Counter: | Stack: |
| :--- | :--- | :--- | :--- | :--- |
| (i) | RET | None | See Operation | SP $\leftarrow \mathrm{SP}+2,(2$ bytes, 16 bits) |
| (ii) | RET | None |  |  |

16-bit Opcode:

| 1001 | 0101 | 0000 | 1000 |
| :---: | :---: | :---: | :---: |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

|  | call routine | ; Call subroutine |  |
| :--- | :--- | :--- | :--- |
| routine: | $\ldots$ |  |  |
|  | push r14 | ; Save r14 on the stack |  |
|  | $\ldots$ |  |  |
|  | pop | ret |  |
|  |  | ; Restore r14 |  |
|  |  |  | Return from subroutine |

Words: 1 (2 bytes)
Cycles: 4 devices with 16 -bit PC
5 devices with 22-bit PC

## RETI-Return from Interrupt

## Description:

Returns from interrupt. The return address is loaded from the STACK and the global interrupt flag is set.
Note that the status register is not automatically stored when entering an interrupt routine, and it is not restored when returning from an interrupt routine. This must be handled by the application program. The stack pointer uses a pre-increment scheme during RETI.

## Operation:

(i) $\mathrm{PC}(15: 0) \leftarrow$ STACK $\quad$ Devices with 16 bits PC, 128 K bytes program memory maximum.
(ii) $\mathrm{PC}(21: 0) \leftarrow$ STACK Devices with 22 bits PC, 8M bytes program memory maximum.

|  | Syntax: | Operands: | Program Counter: | Stack |
| :--- | :--- | :--- | :--- | :--- |
| (i) | RETI | None | See Operation | $\mathrm{SP} \leftarrow \mathrm{SP}+2$ (2 bytes, 16 bits) |
| (ii) | RETI | None | See Operation | $\mathrm{SP} \leftarrow \mathrm{SP}+3$ (3 bytes, 22 bits) |

16-bit Opcode:

| 1001 | 0101 | 0001 | 1000 |
| :---: | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | - | - | - | - | - | - | - |

I: $\quad 1$
The I flag is set.

## Example:

extint: push r0 ; Save r0 on the stack
pop r0 ; Restore r0
reti ; Return and enable interrupts
Words: 1 (2 bytes)
Cycles: 4 devices with 16 -bit PC
5 devices with 22-bit PC

## RJMP - Relative Jump

## Description:

Relative jump to an address within PC $-2 \mathrm{~K}+1$ and PC +2 K (words). In the assembler, labels are used instead of relative operands. For AVR microcontrollers with program memory not exceeding 4 K words ( 8 K bytes) this instruction can address the entire memory from every address location.

## Operation:

(i) $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$


## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

|  | cpi | r16, $\$ 42$ | ; Compare r16 to $\$ 42$ |
| :--- | :--- | :--- | :--- |
|  | brne | error | ; Branch if r16 <> $\$ 42$ |
| error: | admp | ok | r16,r17 |
|  | inc Anconditional branch |  |  |
| ok: Add r17 to r16 |  |  |  |
|  | nop |  | Increment r16 |
|  |  |  | ; Destination for rjmp (do nothing) |

Words: 1 (2 bytes)
Cycles: 2

## ROL - Rotate Left trough Carry

## Description:

Shifts all bits in Rd one place to the left. The C flag is shifted into bit 0 of Rd. Bit 7 is shifted into the C flag. This operation, combined with LSL, effectively multiplies multi-byte signed and unsigned values by two.

## Operation:



| ROL Rd |  | $0 \leq \mathrm{d} \leq 31$ |  |
| :---: | :---: | :---: | :---: |
| 16-bit Opcode: (see ADC Rd, Rd) |  |  |  |
| 0001 | 11dd | ddad | ddda |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

H: Rd3
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V : $\quad \mathrm{N} \oplus \mathrm{C}$ (For N and C after the shift)
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: Rd7
Set if, before the shift, the MSB of Rd was set; cleared otherwise.
$R$ (Result) equals $R d$ after the operation.

## Example:

| lsl r18 | ; Multiply r19:r18 by two |
| :--- | :--- |
| rol r19 | ; r19:r18 is a signed or unsigned two-byte integer |
| brcs oneenc | ; Branch if carry set |
| o. |  |
| oneenc: nop | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## ROR - Rotate Right through Carry

## Description:

Shifts all bits in Rd one place to the right. The $C$ flag is shifted into bit 7 of Rd. Bit 0 is shifted into the $C$ flag. This operation, combined with ASR, effectively divides multi-byte signed values by two. Combined with LSR it effectively divides multi-byte unsigned values by two. The carry flag can be used to round the result.

## Operation:




## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{N} \oplus \mathrm{C}$ (For N and C after the shift)

N: R7
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is \$00; cleared otherwise.
C: Rd0
Set if, before the shift, the LSB of Rd was set; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:



Words: 1 (2 bytes)
Cycles: 1

## SBC - Subtract with Carry

## Description:

Subtracts two registers and subtracts with the C flag and places the result in the destination register Rd.
Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$

Syntax: Operands: Program Counter:
(i) $\quad \mathrm{SBC} \mathrm{Rd}, \mathrm{Rr}$
$0 \leq \mathrm{d} \leq 31,0 \leq r \leq 31$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 0000 | $10 r d$ | dddd | rrrr |
| :---: | :---: | :---: | :---: |

## Status Register and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

H: $\quad \overline{\mathrm{Rd} 3} \cdot \operatorname{Rr} 3+\mathrm{Rr} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \operatorname{Rd} 3$
Set if there was a borrow from bit 3; cleared otherwise
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.

V: $\quad \mathrm{Rd} 7 \bullet \overline{\mathrm{Rr}} \cdot \overline{\mathrm{R} 7}+\overline{\mathrm{Rd} 7} \bullet \mathrm{Rr} 7 \bullet \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0} \cdot \mathrm{Z}$
Previous value remains unchanged when the result is zero; cleared otherwise.
C: $\quad \overline{\mathrm{Rd}} \cdot \bullet \mathrm{Rr} 7+\mathrm{Rr} 7 \cdot \mathrm{R7}+\mathrm{R} 7 \bullet \overline{\mathrm{Rd} 7}$
Set if the absolute value of the contents of Rr plus previous carry is larger than the absolute value of the Rd; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

|  |  |
| :--- | :--- |
| sub $\quad$ r2,r0 Subtract r1:r0 from r3:r2 |  |
| sbc $\quad$ r3,r1 | $;$ Subtract low byte |

Words: 1 (2 bytes)
Cycles: 1

## SBCI - Subtract Immediate with Carry

## Description:

Subtracts a constant from a register and subtracts with the C flag and places the result in the destination register Rd.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$

Syntax: Operands: Program Counter:
(i) $\mathrm{SBCI} R \mathrm{Ra}, \mathrm{K}$

$$
16 \leq d \leq 31,0 \leq K \leq 255
$$

$$
\mathrm{PC} \leftarrow \mathrm{PC}+1
$$

16-bit Opcode:

| 0100 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

## Status Register and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \bullet \mathrm{~K} 3+\mathrm{K} 3 \bullet \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \cdot \overline{\mathrm{~K} 7} \cdot \overline{\mathrm{R7}}+\mathrm{Rd7} \cdot \mathrm{K7} \cdot \mathrm{R7}$
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0} \cdot \mathrm{Z}$
Previous value remains unchanged when the result is zero; cleared otherwise.
C: $\quad \overline{\mathrm{Rd}} 7 \cdot \mathrm{~K} 7+\mathrm{K} 7 \cdot \mathrm{R} 7+\mathrm{R} 7 \cdot \mathrm{Rd7}$
Set if the absolute value of the constant plus previous carry is larger than the absolute value of Rd; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

|  | $;$ Subtract $\$ 4 \mathrm{~F} 23$ from r17:r16 |
| :--- | :--- |
| subi r16,\$23 | ; Subtract low byte |
| sbci r17,\$4F | $;$ Subtract with carry high byte |

Words: 1 (2 bytes)
Cycles: 1

## SBI - Set Bit in I/O Register

## Description:

Sets a specified bit in an I/O register. This instruction operates on the lower 32 I/O registers - addresses 0-31.
Operation:
(i) $\quad I / O(A, b) \leftarrow 1$

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| (i) | $0 \leq A \leq 31,0 \leq b \leq 7$ | PBI A,b |
|  |  |  |
| 16-bit Opcode: |  |  |
| 1001 | 1010 | AAAA |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

$$
\begin{array}{lll}
\text { out } & \text { \$1E,r0 } & \text {; Write EEPROM address } \\
\text { sbi } & \text { \$1C,0 } & \text {; Set read bit in EECR } \\
\text { in } & \text { r1,\$1D } & \text {; Read EEPROM data }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 2

## SBIC - Skip if Bit in I/O Register is Cleared

## Description:

This instruction tests a single bit in an I/O register and skips the next instruction if the bit is cleared. This instruction operates on the lower $32 \mathrm{I} / \mathrm{O}$ registers - addresses 0-31.

## Operation:

(i) If $\mathrm{I} / \mathrm{O}(\mathrm{A}, \mathrm{b})=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3 ) else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) $\quad$ SBIC $A, b \quad 0 \leq A \leq 31,0 \leq b \leq 7$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, Condition false - no skip
$\mathrm{PC} \leftarrow \mathrm{PC}+2$, Skip a one word instruction
$\mathrm{PC} \leftarrow \mathrm{PC}+3$, Skip a two word instruction

## 16-bit Opcode:

1001 AAAA Abbb

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| e2wait: | sbic $\$ 1 \mathrm{C}, 1$ |  |
| ---: | :--- | :--- |
|  | rjmp e2wait | Skip next inst. if EEWE cleared |
|  | nop |  |

Words: 1 (2 bytes)
Cycles: 1 if condition is false (no skip)
2 if condition is true (skip is executed) and the instruction skipped is 1 word
3 if condition is true (skip is executed) and the instruction skipped is 2 words

## SBIS - Skip if Bit in I/O Register is Set

## Description:

This instruction tests a single bit in an I/O register and skips the next instruction if the bit is set. This instruction operates on the lower $32 \mathrm{I} / \mathrm{O}$ registers - addresses 0-31.

## Operation:

(i) If $\mathrm{I} / \mathrm{O}(\mathrm{A}, \mathrm{b})=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3 ) else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands: Program Counter:
(i) SBIS A,b $0 \leq \mathrm{A} \leq 31,0 \leq b \leq 7$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$, Condition false - no skip
$\mathrm{PC} \leftarrow \mathrm{PC}+2$, Skip a one word instruction
$\mathrm{PC} \leftarrow \mathrm{PC}+3$, Skip a two word instruction

## 16-bit Opcode:

1001 ABAA 1011 Abbb

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example

```
waitset: sbis $10,0 ; Skip next inst. if bit 0 in Port D set
    rjmp waitset ; Bit not set
    nop ; Continue (do nothing)
```

Words: 1 (2 bytes)
Cycles: 1 if condition is false (no skip)
2 if condition is true (skip is executed) and the instruction skipped is 1 word
3 if condition is true (skip is executed) and the instruction skipped is 2 words

## SBIW - Subtract Immediate from Word

## Description:

Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

## Operation:

(i) $R d+1: R d \leftarrow R d+1: R d-K$

Syntax: Operands: Program Counter:
(i) SBIW Rd,K $\mathrm{d} \in\{24,26,28,30\}, 0 \leq \mathrm{K} \leq 63 \quad \mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 1001 | 0111 | KKdd | KKKK |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: Rdh7•R15
Set if two's complement overflow resulted from the operation; cleared otherwise.
N: R15
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 15} \cdot \overline{\mathrm{R} 14} \cdot \overline{\mathrm{R} 13} \cdot \overline{\mathrm{R} 12} \cdot \overline{\mathrm{R} 11} \bullet \overline{\mathrm{R} 10} \cdot \overline{\mathrm{R} 9} \bullet \overline{\mathrm{R} 8} \cdot \overline{\mathrm{R} 7} \bullet \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \bullet \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \bullet \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$ Set if the result is $\$ 0000$; cleared otherwise.

C: $\quad \mathrm{R} 15 \cdot \overline{\mathrm{Rdh7}}$
Set if the absolute value of $K$ is larger than the absolute value of Rd; cleared otherwise.
$R$ (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 = R15-R8, RdI7-RdI0=R7-R0).
Example:

| sbiw | r24,1 | Subtract 1 from r25:r24 |
| :--- | :--- | :--- |
| sbiw $r 28,63$ | $;$ Subtract 63 from the Y pointer (r29:r28) |  |

Words: 1 (2 bytes)
Cycles: 2

## SBR - Set Bits in Register

## Description:

Sets specified bits in register Rd. Performs the logical ORI between the contents of register Rd and a constant mask K and places the result in the destination register Rd.

## Operation:

(i) $\quad R d \leftarrow R d \vee K$

Syntax: Operands: Program Counter:
(i) $\quad$ SBR Rd, $K \quad 16 \leq d \leq 31,0 \leq K \leq 255 \quad P C \leftarrow P C+1$

16-bit Opcode:

| 0110 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z |  | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | 0 | $\Leftrightarrow$ | $\Leftrightarrow$ | - |  |

$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.

V: 0
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \cdot \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals Rd after the operation.
Example:

$$
\begin{array}{ll}
\text { sbr } r 16,3 & ; \text { Set bits } 0 \text { and } 1 \text { in r16 } \\
\text { sbr } r 17, \$ F 0 & ; \text { Set } 4 \mathrm{MSB} \text { in r17 }
\end{array}
$$

Words: 1 (2 bytes)
Cycles: 1

SBRC - Skip if Bit in Register is Cleared

## Description:

This instruction tests a single bit in a register and skips the next instruction if the bit is cleared.

## Operation:

(i) If $\operatorname{Rr}(\mathrm{b})=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3 ) else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands:
(i) $\operatorname{SBRC} R r, b \quad 0 \leq r \leq 31,0 \leq b \leq 7$

## Program Counter:

$\mathrm{PC} \leftarrow \mathrm{PC}+1$, Condition false - no skip
$\mathrm{PC} \leftarrow \mathrm{PC}+2$, Skip a one word instruction
$\mathrm{PC} \leftarrow \mathrm{PC}+3$, Skip a two word instruction

16-bit Opcode:
1111
110r
$0 \mathrm{~b} . \mathrm{b} b$

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example

| sub r0,r1 | ; Subtract r1 from r0 |  |
| :--- | :--- | :--- |
| sbrc r0,7 | ; Skip if bit 7 in r0 cleared |  |
| sub r0,r1 | ; Only executed if bit 7 in r0 not cleared |  |
| nop |  | ; Continue (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false (no skip)
2 if condition is true (skip is executed) and the instruction skipped is 1 word 3 if condition is true (skip is executed) and the instruction skipped is 2 words

## SBRS - Skip if Bit in Register is Set

## Description:

This instruction tests a single bit in a register and skips the next instruction if the bit is set.

## Operation:

(i) If $\operatorname{Rr}(\mathrm{b})=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2$ (or 3 ) else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Syntax: Operands:
(i) SBRS Rr,b $0 \leq r \leq 31,0 \leq b \leq 7$

$$
0 \leq r \leq 31,0 \leq b \leq 7
$$

## Program Counter:

$\mathrm{PC} \leftarrow \mathrm{PC}+1$, Condition false - no skip
$\mathrm{PC} \leftarrow \mathrm{PC}+2$, Skip a one word instruction
$\mathrm{PC} \leftarrow \mathrm{PC}+3$, Skip a two word instruction

16-bit Opcode:
1111
111r 0 bbb

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

| sub | $r 0, r 1$ | $;$ Subtract r1 from r0 |
| :--- | :--- | :--- |
| sbrs | $r 0,7$ | ; Skip if bit 7 in r0 set |
| neg | $r 0$ | ; Only executed if bit 7 in r0 not set |
| nop |  | $;$ Continue (do nothing) |

Words: 1 (2 bytes)
Cycles: 1 if condition is false (no skip)
2 if condition is true (skip is executed) and the instruction skipped is 1 word 3 if condition is true (skip is executed) and the instruction skipped is 2 words

SEC - Set Carry Flag

## Description:

Sets the Carry flag (C) in SREG (status register).
Operation:
(i)
$C \leftarrow 1$

| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| (i) | None | Program Counter: |
| 16-bit Opcode: |  |  |
|  |  |  |
| 1001 | 0100 | 0000 |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| - | - | - | - | - | - | - | 1 |

C: $\quad 1$
Carry flag set

## Example:

```
sec ; Set carry flag
    adc r0,r1 ; r0=r0+r1+1
```

Words: 1 (2 bytes)
Cycles: 1

## SEH - Set Half Carry Flag

## Description:

Sets the Half Carry (H) in SREG (status register).
Operation:
(i)
$\mathrm{H} \leftarrow 1$

| Syntax: |  | Operands: |  |
| :--- | :--- | :--- | :---: |
| (i) | None | Program Counter: |  |
| 16-bit Opcode: |  |  |  |
|  |  |  |  |
| 1001 | 0100 | 0101 |  |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | 1 | - | - | - | - | - |

H: 1
Half Carry flag set

## Example:

seh ; Set Half Carry flag

Words: 1 (2 bytes)
Cycles: 1

## SEI - Set Global Interrupt Flag

## Description:

Sets the Global Interrupt flag (I) in SREG (status register).
Operation:
(i) $\quad \mathrm{I} \leftarrow 1$

| Syntax: |  |  |
| :--- | :--- | :--- |
| SEI | Operands: | Program Counter: |
| (i) | None | PC $\leftarrow P C+1$ |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | - | - | - | - | - | - | - |

$\mathrm{I}: \quad 1$
Global Interrupt flag set

## Example:

| cli | ; Disable interrupts |
| :--- | :--- |
| in $\quad r 13, \$ 16$ | ; Read Port B |
| sei |  |
|  |  |

Words: 1 (2 bytes)
Cycles: 1

## SEN - Set Negative Flag

## Description:

Sets the Negative flag (N) in SREG (status register).
Operation:
(i)
$N \leftarrow 1$

| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| (i) | None | Program Counter: |
| 16-bit Opcode: |  |  |
|  |  |  |
| 1001 | 0100 | 0010 |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | 1 | - | - |

$\mathrm{N}: \quad 1$
Negative flag set

## Example:

| add r2,r19 | $;$ Add r19 to r2 |
| :--- | :--- |
| sen | $;$ Set negative flag |

Words: 1 (2 bytes)
Cycles: 1

SER - Set all bits in Register

## Description:

Loads \$FF directly to register Rd.
Operation:
(i) $\quad \mathrm{Rd} \leftarrow \$ F F$

| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| (i) |  |  |
|  |  |  |
| 16-bER Rd Opcode: |  |  |
| 1110 | 1111 | ddda |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

| clr r16 | ; Clear r16 |  |
| :--- | :--- | :--- |
| ser r17 | ; Set r17 |  |
| out $\$ 18, r 16$ | ; Write zeros to Port B |  |
| nop |  | ; Delay (do nothing) |
| out $\$ 18, r 17$ | $;$ Write ones to Port B |  |

Words: 1 (2 bytes)
Cycles: 1

## SES - Set Signed Flag

## Description:

Sets the Signed flag (S) in SREG (status register).
Operation:
$S \leftarrow 1$

| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| (i) | None | Program Counter: |
| 16-bit Opcode: |  |  |
|  |  |  |
| 1001 | 0100 | 0100 |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| - | - | - | 1 | - | - | - | - |

S: $\quad 1$
Signed flag set

## Example:

| add r2,r19 | ; Add r19 to r2 |
| :--- | :--- |
| ses | ; Set negative flag |

Words: 1 (2 bytes)
Cycles: 1

SET - Set T Flag

## Description:

Sets the T flag in SREG (status register).
Operation:
(i)
$\mathrm{T} \leftarrow 1$

| (i) | Syntax: SET |  | Operands: <br> None |  | Program Counter: $P C \leftarrow P C+1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16-bit Opcode: |  |  |  |  |  |
|  | 1001 | 0100 | 0110 | 1000 |  |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | - | - | - | - | - | - |

$\mathrm{T}: \quad 1$
T flag set

## Example:

set ; Set $T$ flag

Words: 1 (2 bytes)
Cycles: 1

## SEV - Set Overflow Flag

## Description:

Sets the Overflow flag (V) in SREG (status register).
Operation:
(i) $\quad \mathrm{V} \leftarrow 1$

| (i) | Syntax: | Operands: |  | Program Counter: |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Non |  | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ |
| 16-bit Opcode: |  |  |  |  |
|  | 01 0100 | 0011 | 1000 |  |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | 1 | - | - | - |

$\mathrm{V}: \quad 1$
Overflow flag set

## Example:

| add r2,r19 | $;$ Add r19 to r2 |
| :--- | :--- |
| sev | $;$ Set overflow flag |

Words: 1 (2 bytes)
Cycles: 1

SEZ - Set Zero Flag

## Description:

Sets the Zero flag (Z) in SREG (status register).
Operation:
(i)
$Z \leftarrow 1$

Syntax:
(i)

SEZ
Operands:
Program Counter:
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:

| 1001 | 0100 | 0001 | 1000 |
| :---: | :---: | :---: | :---: |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | 1 | - |

Z: $\quad 1$
Zero flag set

## Example:

| add r2,r19 | $;$ Add r19 to r2 |
| :--- | :--- |
| sez | $;$ Set zero flag |

Words: 1 (2 bytes)
Cycles: 1

## SLEEP

## Description:

This instruction sets the circuit in sleep mode defined by the MCU control register.
Operation:
Refer to the device documentation for detailed description of SLEEP usage.

| Syntax: | Operands: | Program Counter: |
| :--- | :--- | :--- |
| SLEEP | None | $P C \leftarrow P C+1$ |

16-bit Opcode:

| 1001 | 0101 | 1000 | 1000 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example:

| mov | $r 0, r 11$ | $;$ Copy r11 to r0 |
| :--- | :--- | :--- |
| ldi | $r 16,(1 \ll S E)$ | ; Enable sleep mode |
| out | MCUCR, r16 |  |
| sleep |  | $;$ Put MCU in sleep mode |

Words: 1 (2 bytes)
Cycles: 1

## SPM - Store Program Memory

## Description:

SPM can be used to erase a page in the program memory, to write a page in the program memory (that is already erased), and to set boot loader lock bits. In some devices, the program memory can be written one word at a time, in other devices an entire page can be programmed simultaneously after first filling a temporary page buffer. In all cases, the program memory must be erased one page at a time. When erasing the program memory, the $Z$ register is used as page address. When writing the program memory, the Z register is used as page or word address, and the $\mathrm{R} 1: \mathrm{R} 0$ register pair is used as data. When setting the boot loader lock bits, the R1:R0 register pair is used as data. Refer to the device documentation for detailed description of SPM usage. This instruction can address the first 64 K bytes ( 32 K words) of program memory.

## Operation:

(i) $\quad(Z) \leftarrow \$$ ffff
(ii) $\quad$ (Z) $\leftarrow R 1:$ R0
(iii) $\quad$ (Z) $\leftarrow \mathrm{R} 1: \mathrm{R0}$
(iv) $\quad(Z) \leftarrow T E M P$
(v) $\quad$ BLBITS $\leftarrow \mathrm{R} 1: \mathrm{R} 0$
$\begin{array}{ll}\text { Syntax: } & \text { Operands: } \\ \text { SPM } & \text { None }\end{array}$
None

## Comment:

Erase program memory page
Write program memory word
Write temporary page buffer
Write temporary page buffer to program memory
Set boot loader lock bits

## Program Counter:

$\mathrm{PC} \leftarrow \mathrm{PC}+1$
16-bit Opcode:

| 1001 | 0101 | 1110 | 1000 |
| :--- | :--- | :--- | :--- |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:



Words: 1 (2 bytes)
Cycles: depends on the operation

## ST - Store Indirect From Register to data space using Index X

## Description:

Stores one byte indirect from a register to data space. For parts with SRAM, the data space consists of the register file, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.
The data location is pointed to by the X (16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPX in register in the I/O area has to be changed.
The X pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and stack pointer usage of the X pointer register. Note that only the low byte of the $X$ pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPX register in the I/O area is updated in parts with more than 64 K bytes data space.
The result of these combinations is undefined:
ST $X_{+}$, r26
ST $\mathrm{X}+$, r 27
ST -X, r26
ST -X, r27

Using the $X$ pointer:

## Operation:

(i) $\quad(X) \leftarrow R r$
(ii) $\quad(X) \leftarrow R r \quad X \leftarrow X+1$
(iii) $X \leftarrow x$
$(X) \leftarrow \operatorname{Rr}$
Syntax: Operands:
$\begin{array}{lll}\text { (i) } & \text { ST X, Rr } & 0 \leq r \leq 31 \\ \text { (ii) } & \text { ST X+, Rr } & 0 \leq r \leq 31\end{array}$
(iii) $\mathrm{ST}-\mathrm{X}, \mathrm{Rr} \quad 0 \leq \mathrm{r} \leq 31$

## Comment:

X: Unchanged
X: Post incremented
$X$ : Pre decremented

## Program Counter:

$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode :

| (i) | 1001 | $001 r$ | $\operatorname{rrrr}$ | 1100 |
| :---: | :---: | :---: | :---: | :---: |
| (ii) | 1001 | $001 r$ | $\operatorname{rrrr}$ | 1101 |
| (iii) | 1001 | $001 r$ | $\operatorname{rrrr}$ | 1110 |

Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| clr | r27 | $;$ Clear $X$ high byte |
| :--- | :--- | :--- |
| ldi | $r 26, \$ 60$ | $;$ Set $X$ low byte to $\$ 60$ |
| st | $X+, r 0$ | $;$ Store r0 in data space loc. \$60 (X post inc) |
| st | $X, r 1$ | ; Store r1 in data space loc. \$61 |
| ldi | $r 26, \$ 63$ | $;$ Set $X$ low byte to $\$ 63$ |
| st | $X, r 2$ | $;$ Store r2 in data space loc. \$63 |
| st | $-X, r 3$ | $;$ Store r3 in data space loc. \$62(X pre dec) |

Words: 1 (2 bytes)
Cycles: 2

## ST (STD) - Store Indirect From Register to data space using Index Y

## Description:

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the register file, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.
The data location is pointed to by the Y (16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPY in register in the I/O area has to be changed.
The Y pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and stack pointer usage of the Y pointer register. Note that only the low byte of the $Y$ pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPY register in the I/O area is updated in parts with more than 64K bytes data space, and the displacement is added to the entire 24-bit address on such devices.
The result of these combinations is undefined:
ST Y+, r28
ST Y+, r29
ST -Y, r28
ST -Y, r29

Using the Y pointer:

## Operation:

(i) $\quad(\mathrm{Y}) \leftarrow \mathrm{Rr}$
(ii) $\quad(Y) \leftarrow R r \quad Y \leftarrow Y+1$
(iii) $\quad Y \leftarrow Y-1$
$(Y) \leftarrow R r$
(iiii) $\quad(\mathrm{Y}+\mathrm{q}) \leftarrow \mathrm{Rr}$
Syntax:
(i) ST Y, R
(ii) $\mathrm{ST} \mathrm{Y}+\mathrm{Rr} \quad 0 \leq \mathrm{Rr} \leq 31$
(iii) ST -Y, Rr $0 \leq r \leq 31$
(iiii) $\operatorname{STD~} \mathrm{Y}+\mathrm{q}, \mathrm{Rr} \quad 0 \leq r \leq 31,0 \leq q \leq 63$
16-bit Opcode:

| (i) | 1000 | $001 r$ | rrrr | 1000 |
| :--- | :--- | :--- | :--- | :--- |
| (ii) | 1001 | $001 r$ | rrrr | 1001 |
| (iii) | 1001 | $001 r$ | rrrr | 1010 |
| (iiii) | $10 q 0$ | qq1r | rrrr | $1 q q q$ |

## Comment:

Y: Unchanged
Y: Post incremented
Y: Pre decremented
Y: Unchanged, q: Displacement

## Program Counter:

$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$
$\mathrm{PC} \leftarrow \mathrm{PC}+1$

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| clr | r29 | $;$ Clear Y high byte |
| :--- | :--- | :--- |
| ldi | $r 28, \$ 60$ | $;$ Set Y low byte to $\$ 60$ |
| st | $Y+, r 0$ | $;$ Store r0 in data space loc. \$60 (Y post inc) |
| st | $Y, r 1$ | $;$ Store r1 in data space loc. \$61 |
| ldi | $r 28, \$ 63$ | $;$ Set Y low byte to $\$ 63$ |
| st | $Y, r 2$ | $;$ Store r2 in data space loc. \$63 |
| st | $-Y, r 3$ | $;$ Store r3 in data space loc. \$62 (Y pre dec) |
| std | $Y+2, r 4$ | $;$ Store r4 in data space loc. \$64 |

Words: 1 (2 bytes)
Cycles: 2

## ST (STD) - Store Indirect From Register to data space using Index Z

## Description:

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the register file, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.
The data location is pointed to by the $Z$ ( 16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPZ in register in the I/O area has to be changed.
The $Z$ pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for stack pointer usage of the $Z$ pointer register, however because the $Z$ pointer register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y pointer as a dedicated stack pointer. Note that only the low byte of the $Z$ pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ register in the I/O area is updated in parts with more than 64 K bytes data space, and the displacement is added to the entire 24 -bit address on such devices. For devices with more than 64 K bytes program memory and up to 64 K bytes data memory, the RAMPZ register is only used by the ELPM and ESPM instructions. Hence, RAMPZ is not affected by the ST instruction.

The result of these combinations is undefined:
ST Z+, r30
ST Z+, r31
ST -Z, r30
ST -Z, r31

## Using the $\mathbf{Z}$ pointer:

|  | Operation: |  |
| :--- | :--- | :--- |
| (i) | $(Z) \leftarrow R r$ |  |
| (ii) | $(Z) \leftarrow R r$ | $Z \leftarrow Z+1$ |
| (iii) | $Z \leftarrow Z-1$ | $(Z) \leftarrow R r$ |
| (iiii) | $(Z+q) \leftarrow R r$ |  |
|  |  |  |
|  | Syntax: | Operands: |
| (i) | ST $Z, R r$ | $0 \leq r \leq 31$ |
| (ii) | ST $Z+, R r$ | $0 \leq r \leq 31$ |
| (iii) | ST $-Z, R r$ | $0 \leq r \leq 31$ |
| (iiii) | STD $Z+q, R r$ | $0 \leq r \leq 31,0 \leq q \leq 63$ |

## Comment:

Z: Unchanged
Z: Post incremented
Z: Pre decremented
Z: Unchanged, q: Displacement

Program Counter:
$P C \leftarrow P C+1$
$P C \leftarrow P C+1$
$P C \leftarrow P C+1$
$P C \leftarrow P C+1$

## 16-bit Opcode :

| (i) | 1000 | $001 r$ | rrrr | 0000 |
| :--- | :--- | :--- | :--- | :--- |
| (ii) | 1001 | $001 r$ | rrrr | 0001 |
| (iii) | 1001 | $001 r$ | rrrr | 0010 |
| (iiii) | $10 q 0$ | qq1r | rrrr | $0 q q q$ |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

| clr | $r 31$ | $;$ Clear $Z$ high byte |
| :--- | :--- | :--- |
| ldi | $r 30, \$ 60$ | $;$ Set Z low byte to $\$ 60$ |
| st | $Z+, r 0$ | $;$ Store r0 in data space loc. $\$ 60(Z$ post inc) |
| st | $Z, r 1$ | $;$ Store r1 in data space loc. $\$ 61$ |
| ldi | $r 30, \$ 63$ | $;$ Set $Z$ low byte to $\$ 63$ |
| st | $Z, r 2$ | $;$ Store r2 in data space loc. $\$ 63$ |
| st | $-Z, r 3$ | $;$ Store r3 in data space loc. $\$ 62(Z$ pre dec) |
| std | $Z+2, r 4$ | $;$ Store r4 in data space loc. $\$ 64$ |

Words: 1 (2 bytes)
Cycles: 2

## STS - Store Direct to data space

## Description:

Stores one byte from a Register to the data space. For parts with SRAM, the data space consists of the register file, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.
A 16-bit address must be supplied. Memory access is limited to the current data segment of 64K bytes. The STS instruction uses the RAMPD register to access memory above 64K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPD in register in the I/O area has to be changed.

## Operation:

(i) $\quad(\mathrm{k}) \leftarrow \mathrm{Rr}$

|  | Syntax: | Operands: |
| :--- | :--- | :--- |
| (i) | STS k,Rr | $0 \leq r \leq 31,0 \leq k \leq 65535$ |

32-bit Opcode:

| 1001 | 001 d | dddd | 0000 |
| :---: | :---: | :---: | :---: |
| kkkk | kkkk | kkkk | kkkk |

## Status Register (SREG) and Boolean Formula:

| I | T | H | S | V | N |  | Z |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | - | - |

## Example:

$$
\begin{array}{lll}
\text { lds } & r 2, \$ F F 00 & ; \text { Load r2 with the contents of data space location } \$ F F 00 \\
\text { add } & r 2, r 1 & ; \text { add r1 to r2 } \\
\text { sts } & \$ F F 00, r 2 & ; \text { Write back }
\end{array}
$$

Words: 2 (4 bytes)
Cycles: 2

## SUB - Subtract without Carry

## Description:

Subtracts two registers and places the result in the destination register Rd.
Operation:
(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$
(i) $\operatorname{SUB} R \mathrm{Rd}, \mathrm{Rr}$

## Operands:

$0 \leq \mathrm{d} \leq 31,0 \leq r \leq 31$

## Program Counter:

$\mathrm{PC} \leftarrow \mathrm{PC}+1$

16-bit Opcode:
0001
10rd
dddd $\quad$ rrrr

## Status Register and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

$\mathrm{H}: \quad \overline{\mathrm{Rd} 3} \cdot \mathrm{Rr} 3+\mathrm{Rr} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
$\mathrm{V}: \quad \mathrm{Rd} 7 \bullet \overline{\mathrm{Rr} 7} \bullet \overline{\mathrm{R7}}+\overline{\mathrm{Rd} 7} \bullet \mathrm{Rr} 7 \bullet \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise.
N: R7
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R}} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \bullet \overline{\mathrm{R} 1} \cdot \overline{\mathrm{RO}}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \overline{\mathrm{Rd}} \cdot \mathrm{Rr} 7+\mathrm{Rr} 7 \bullet \mathrm{R7}+\mathrm{R} 7 \bullet \overline{\mathrm{Rd} 7}$
Set if the absolute value of the contents of Rr is larger than the absolute value of Rd; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:



Words: 1 (2 bytes)
Cycles: 1

## SUBI - Subtract Immediate

## Description:

Subtracts a register and a constant and places the result in the destination register Rd. This instruction is working on Register R16 to R31 and is very well suited for operations on the $X, Y$ and $Z$ pointers.

## Operation:

(i) $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$

Syntax: Operands: Program Counter:
(i) SUBI Rd,K $16 \leq \mathrm{d} \leq 31,0 \leq K \leq 255$

$$
P C \leftarrow P C+1
$$

16-bit Opcode:

| 0101 | KKKK | dddd | KKKK |
| :--- | :--- | :--- | :--- |

## Status Register and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ | $\Leftrightarrow$ |

H: $\quad \overline{\mathrm{Rd} 3} \cdot \mathrm{~K} 3+\mathrm{K} 3 \cdot \mathrm{R} 3+\mathrm{R} 3 \cdot \overline{\mathrm{Rd} 3}$
Set if there was a borrow from bit 3; cleared otherwise
S: $\quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: Rd7•K7•R7 +Rd7•K7•R7
Set if two's complement overflow resulted from the operation; cleared otherwise.
$\mathrm{N}: \quad \mathrm{R7}$
Set if MSB of the result is set; cleared otherwise.
$\mathrm{Z}: \quad \overline{\mathrm{R} 7} \bullet \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \bullet \overline{\mathrm{R} 2} \bullet \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
C: $\quad \overline{\mathrm{Rd}} 7 \bullet \mathrm{~K} 7+\mathrm{K} 7 \bullet R 7+\mathrm{R} 7 \bullet \overline{\mathrm{Rd} 7}$
Set if the absolute value of $K$ is larger than the absolute value of Rd; cleared otherwise.
$R$ (Result) equals Rd after the operation.

## Example:

|  | subi | r22,\$11 | ; Subtract \$11 from r22 |
| :---: | :---: | :---: | :---: |
|  | brne | noteq | ; Branch if r22<>\$11 |
|  | $\ldots$ |  |  |
| noteq: | nop |  | Branch destination (do |

Words: 1 (2 bytes)
Cycles: 1

## SWAP - Swap Nibbles

## Description:

Swaps high and low nibbles in a register.
Operation:
(i) $\quad \mathrm{R}(7: 4) \leftarrow \operatorname{Rd}(3: 0), \mathrm{R}(3: 0) \leftarrow \operatorname{Rd}(7: 4)$
(i) $\quad \mathrm{SWAP} R \mathrm{~d} \quad 0 \leq \mathrm{d} \leq 31 \quad P C \leftarrow P C+1$

16-bit Opcode:
1001
010d
dddd
0010

## Status Register and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

$R$ (Result) equals Rd after the operation.

## Example:

| inc | $r 1$ | $;$ Increment r1 |
| :--- | :--- | :--- |
| swap | $r 1$ | $;$ Swap high and low nibble of r1 |
| inc | $r 1$ | ; Increment high nibble of r1 |
| swap | $r 1$ | $;$ Swap back |

Words: 1 (2 bytes)
Cycles: 1

## TST - Test for Zero or Minus

## Description:

Tests if a register is zero or negative. Performs a logical AND between a register and itself. The register will remain unchanged.

## Operation:

(i) $\quad \mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rd}$

| Syntax: |  |  |
| :--- | :---: | :---: |
| (i) Operands: |  |  |
| TST Rd |  |  |
| 16-bit Opcode: (see AND Rd, Rd) |  | Program Counter: |
|     <br> 0010 $00 d d$ dddd dddd |  |  |

## Status Register and Boolean Formula:

| I | T | H | S | V | N | Z |  | C |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| - | - | - | $\Leftrightarrow$ | 0 | $\Leftrightarrow$ | $\Leftrightarrow$ | - |  |

$\mathrm{S}: \quad \mathrm{N} \oplus \mathrm{V}$, For signed tests.
V: 0
Cleared
$\mathrm{N}: \quad \mathrm{R} 7$
Set if MSB of the result is set; cleared otherwise.
Z: $\quad \overline{\mathrm{R} 7} \cdot \overline{\mathrm{R} 6} \cdot \overline{\mathrm{R} 5} \cdot \overline{\mathrm{R} 4} \cdot \overline{\mathrm{R} 3} \cdot \overline{\mathrm{R} 2} \cdot \overline{\mathrm{R} 1} \bullet \overline{\mathrm{R} 0}$
Set if the result is $\$ 00$; cleared otherwise.
$R$ (Result) equals $R d$.

## Example:

| tst ro | ; Test r0 |  |
| :--- | :--- | :--- |
| breq zero | ; Branch if r0=0 |  |
| mero: $\quad$ nop |  |  |
|  |  | Branch destination (do nothing) |

Words: 1 (2 bytes)
Cycles: 1

## WDR - Watchdog Reset

## Description:

This instruction resets the Watchdog Timer. This instruction must be executed within a limited time given by the WD prescaler. See the Watchdog Timer hardware specification.

Operation:
(i) WD timer restart.

| Syntax: |  | Operands: |
| :--- | :--- | :--- |
| (i) | None | Program Counter: |
|  |  |  |
| 16-bit Opcode: |  |  |
|  |  |  |
| 1001 | 0101 | 1010 |

## Status Register and Boolean Formula:

| I | T | H | S | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

## Example:

> wdr ; Reset watchdog timer

Words: 1 (2 bytes)
Cycles: 1

## Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

## Europe

Atmel U.K., Ltd.
Coliseum Business Centre Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686-677
FAX (44) 1276-686-697

## Asia

Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369

## Japan

Atmel Japan K.K.
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

## Atmel Operations

Atmel Colorado Springs

1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL (719) 576-3300
FAX (719) 540-1759
Atmel Rousset
Zone Industrielle
13106 Rousset Cedex
France
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001

Fax-on-Demand<br>North America:<br>1-(800) 292-8635<br>International:<br>1-(408) 441-0732<br>e-mail<br>literature@atmel.com<br>Web Site<br>http://www.atmel.com<br>BBS<br>1-(408) 436-4309

## © Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.
Marks bearing ${ }^{\circledR}$ and/or ${ }^{\text {TM }}$ are registered trademarks and trademarks of Atmel Corporation.
Terms and product names in this document may be trademarks of others.

